



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | C251  |
| Core Size                  | 8/16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, Microwire, SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 32  |
| Program Memory Size        | -   |
| Program Memory Type        | ROMless   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 40-DIP (0.600", 15.24mm)  |
| Supplier Device Package    | 40-PDIL   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/tsc80251g2d-24ia">https://www.e-xfl.com/product-detail/microchip-technology/tsc80251g2d-24ia</a> |



- **Typical Operating Current:** 11 mA at 3V
- **Typical Power-down Current:** 1  $\mu$ A
- **Temperature Ranges:** Commercial (0°C to +70°C), Industrial (-40°C to +85°C), Automotive ((-40°C to +85°C) ROM only)
- **Option:** Extended Range (-55°C to +125°C)
- **Packages:** PDIL 40, PLCC 44 and VQFP 44
- **Options:** Known Good Dice and Ceramic Packages

## Description

The TSC80251G2D products are derivatives of the Atmel Microcontroller family based on the 8/16-bit C251 Architecture. This family of products is tailored to 8/16-bit microcontroller applications requiring an increased instruction throughput, a reduced operating frequency or a larger addressable memory space. The architecture can provide a significant code size reduction when compiling C programs while fully preserving the legacy of C51 assembly routines.

The TSC80251G2D derivatives are pin and software compatible with standard 80C51/Fx/Rx/Rx+ with extended on-chip data memory (1 Kbyte RAM) and up to 256 kilobytes of external code and data. Additionally, the TSC83251G2D and TSC87251G2D provide on-chip code memory: 32 kilobytes ROM and 32 kilobytes EPROM/OTPROM respectively.

They provide transparent enhancements to Intel's 8xC251Sx family with an additional Synchronous Serial Link Controller (SSLC supporting TWI,  $\mu$ Wire and SPI protocols), a Keyboard interrupt interface, a dedicated Baud Rate Generator for UART, and Power Management features.


TSC80251G2D derivatives are optimized for speed and for low power consumption on a wide voltage range.

Note: 1. This Datasheet provides the technical description of the TSC80251G2D derivatives. For further information on the device usage, please request the TSC80251 Programmer's Guide and the TSC80251G1D Design Guide and errata sheet.

## Typical Applications

- ISDN Terminals
- High-Speed Modems
- PABX (SOHO)
- Line Cards
- DVD ROM and Players
- Printers
- Plotters
- Scanners
- Banking Machines
- Barcode Readers
- Smart Cards Readers
- High-End Digital Monitors
- High-End Joysticks
- High-end TV's

**Figure 3.** TSC80251G2D 44-pin VQFP Package



**Table 2. Product Name Signal Description (Continued)**

| Signal Name | Type | Description   | Alternate Function |
|-------------|------|---|--------------------|
| NMI         | I    | <b>Non Maskable Interrupt</b><br>Holding this pin high for 24 oscillator periods triggers an interrupt. When using the Product Name as a pin-for-pin replacement for a 8xC51 product, NMI can be unconnected without loss of compatibility or power consumption increase (on-chip pull-down).<br>Not available on DIP package.  | —                  |
| P0.0:7      | I/O  | <b>Port 0</b><br>P0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. To avoid any parasitic current consumption, Floating P0 inputs must be polarized to $V_{DD}$ or $V_{SS}$ .  | AD7:0              |
| P1.0:7      | I/O  | <b>Port 1</b><br>P1 is an 8-bit bidirectional I/O port with internal pull-ups. P1 provides interrupt capability for a keyboard interface.   | —                  |
| P2.0:7      | I/O  | <b>Port 2</b><br>P2 is an 8-bit bidirectional I/O port with internal pull-ups.  | A15:8              |
| P3.0:7      | I/O  | <b>Port 3</b><br>P3 is an 8-bit bidirectional I/O port with internal pull-ups.  | —                  |
| PROG#       | I    | <b>Programming Pulse input</b><br>The programming pulse is applied to this input for programming the on-chip EPROM/OTPROM.  | —                  |
| PSEN#       | O    | <b>Program Store Enable/Read signal output</b><br>PSEN# is asserted for a memory address range that depends on bits RD0 and RD1 in UCONFIG0 byte (see ).  | —                  |
| RD#         | O    | <b>Read or 17<sup>th</sup> Address Bit (A16)</b><br>Read signal output to external data memory depending on the values of bits RD0 and RD1 in UCONFIG0 byte (see Table 13, Page 20).  | P3.7               |
| RST         | I    | <b>Reset input to the chip</b><br>Holding this pin high for 64 oscillator periods while the oscillator is running resets the device. The Port pins are driven to their reset conditions when a voltage greater than $V_{IH1}$ is applied, whether or not the oscillator is running. This pin has an internal pull-down resistor which allows the device to be reset by connecting a capacitor between this pin and VDD.<br>Asserting RST when the chip is in Idle mode or Power-Down mode returns the chip to normal operation. | —                  |
| RXD         | I/O  | <b>Receive Serial Data</b><br>RXD sends and receives data in serial I/O mode 0 and receives data in serial I/O modes 1, 2 and 3.  | P3.0               |
| SCL         | I/O  | <b>TWI Serial Clock</b><br>When TWI controller is in master mode, SCL outputs the serial clock to slave peripherals. When TWI controller is in slave mode, SCL receives clock from the master controller.   | P1.6               |
| SCK         | I/O  | <b>SPI Serial Clock</b><br>When SPI is in master mode, SCK outputs clock to the slave peripheral. When SPI is in slave mode, SCK receives clock from the master controller.   | P1.6               |
| SDA         | I/O  | <b>TWI Serial Data</b><br>SDA is the bidirectional TWI data line.   | P1.7               |
| SS#         | I    | <b>SPI Slave Select Input</b><br>When in Slave mode, SS# enables the slave mode.  | P1.4               |

**Table 11.** Configuration Byte 0  
UCONFIG0

| 7          | 6            | 5   | 4     | 3   | 2   | 1     | 0   |
|------------|--------------|---|-------|-----|-----|-------|-----|
| -          | WSA1#        | WSA0#   | XALE# | RD1 | RD0 | PAGE# | SRC |
| Bit Number | Bit Mnemonic | Description   |       |     |     |       |     |
| 7          | -            | <b>Reserved</b><br>Set this bit when writing to UCONFIG0.   |       |     |     |       |     |
| 6          | WSA1#        | <b>Wait State A bits</b><br>Select the number of wait states for RD#, WR# and PSEN# signals for external memory accesses (all regions except 01:).  |       |     |     |       |     |
| 5          | WSA0#        | <u>WSA1#</u> <u>WSA0#</u> <u>Number of Wait States</u>  |       |     |     |       |     |
|            |              | 0            0            3   |       |     |     |       |     |
|            |              | 0            1            2   |       |     |     |       |     |
|            |              | 1            0            1   |       |     |     |       |     |
|            |              | 1            1            0   |       |     |     |       |     |
| 4          | XALE#        | <b>Extend ALE bit</b><br>Clear to extend the duration of the ALE pulse from T <sub>OSC</sub> to 3·T <sub>OSC</sub> .<br>Set to minimize the duration of the ALE pulse to 1·T <sub>OSC</sub> .                                   |       |     |     |       |     |
| 3          | RD1          | <b>Memory Signal Select bits</b><br>Specify a 18-bit, 17-bit or 16-bit external address bus and the usage of RD#, WR# and PSEN# signals (see Table 13).   |       |     |     |       |     |
| 2          | RD0          |   |       |     |     |       |     |
| 1          | PAGE#        | <b>Page Mode Select bit<sup>(1)</sup></b><br>Clear to select the faster Page mode with A15:8/D7:0 on Port 2 and A7:0 on Port 0.<br>Set to select the non-Page mode <sup>(2)</sup> with A15:8 on Port 2 and A7:0/D7:0 on Port 0. |       |     |     |       |     |
| 0          | SRC          | <b>Source Mode/Binary Mode Select bit</b><br>Clear to select the binary mode.<br>Set to select the source mode.   |       |     |     |       |     |

- Notes:
1. UCONFIG0 is fetched twice so it can be properly read both in Page or Non-Page modes. If P2.1 is cleared during the first data fetch, a Page mode configuration is used, otherwise the subsequent fetches are performed in Non-Page mode.
  2. This selection provides compatibility with the standard 80C51 hardware which is multiplexing the address LSB and the data on Port 0.

## Instruction Set Summary

This section contains tables that summarize the instruction set. For each instruction there is a short description, its length in bytes, and its execution time in states (one state time is equal to two system clock cycles). There are two concurrent processes limiting the effective instruction throughput:

- Instruction Fetch
- Instruction Execution

Table 20 to Table 32 assume code executing from on-chip memory, then the CPU is fetching 16-bit at a time and this is never limiting the execution speed.

If the code is fetched from external memory, a pre-fetch queue will store instructions ahead of execution to optimize the memory bandwidth usage when slower instructions are executed. However, the effective speed may be limited depending on the average size of instructions (for the considered section of the program flow). The maximum average instruction throughput is provided by Table 14 depending on the external memory configuration (from Page Mode to Non-Page Mode and the maximum number of wait states). If the average size of instructions is not an integer, the maximum effective throughput is found by pondering the number of states for the neighbor integer values.

**Table 14.** Minimum Number of States per Instruction for given Average Sizes

| Average size of Instructions (bytes) | Page Mode (states) | Non-page Mode (states) |              |               |               |               |
|--------------------------------------|--------------------|------------------------|--------------|---------------|---------------|---------------|
|                                      |                    | 0 Wait State           | 1 Wait State | 2 Wait States | 3 Wait States | 4 Wait States |
| 1                                    | 1                  | 2                      | 3            | 4             | 5             | 6             |
| 2                                    | 2                  | 4                      | 6            | 8             | 10            | 12            |
| 3                                    | 3                  | 6                      | 9            | 12            | 15            | 18            |
| 4                                    | 4                  | 8                      | 12           | 16            | 20            | 24            |
| 5                                    | 5                  | 10                     | 15           | 20            | 25            | 30            |

If the average execution time of the considered instructions is larger than the number of states given by Table 14, this larger value will prevail as the limiting factor. Otherwise, the value from Table 14 must be taken. This is providing a fair estimation of the execution speed but only the actual code execution can provide the final value.

## Notation for Instruction Operands

Table 15 to Table 19 provide notation for Instruction Operands.

**Table 15.** Notation for Direct Addressing

| Direct Address | Description  | C251 | C51 |
|----------------|--|------|-----|
| dir8           | A direct 8-bit address. This can be a memory address (00h-7Fh) or a SFR address (80h-FFh). It is a byte (default), word or double word depending on the other operand. | 3    | 3   |
| dir16          | A 16-bit memory address (00:0000h-00:FFFFh) used in direct addressing.   | 3    | —   |

Logical AND<sup>(1)</sup>ANL <dest>, <src>dest opnd  $\leftarrow$  dest opnd  $\wedge$  src opnd  
 Logical OR<sup>(1)</sup>ORL <dest>, <src>dest opnd  $\leftarrow$  dest opnd  $\vee$  src opnd  
 Logical Exclusive OR<sup>(1)</sup>XRL <dest>, <src>dest opnd  $\leftarrow$  dest opnd  $\vee$  src opnd  
 Clear<sup>(1)</sup>CLR A(A)  $\leftarrow$  0  
 Complement<sup>(1)</sup>CPL A(A)  $\leftarrow$   $\neg$  (A)  
 Rotate Left<sup>(1)</sup>RL A(A)<sub>n+1</sub>  $\leftarrow$  (A)<sub>n</sub>, n = 0..6  
     (A)<sub>0</sub>  $\leftarrow$  (A)<sub>7</sub>  
 Rotate Left Carry<sup>(1)</sup>RLC A(A)<sub>n+1</sub>  $\leftarrow$  (A)<sub>n</sub>, n = 0..6  
     (CY)  $\leftarrow$  (A)<sub>7</sub>  
     (A)<sub>0</sub>  $\leftarrow$  (CY)  
 Rotate Right<sup>(1)</sup>RR A(A)<sub>n-1</sub>  $\leftarrow$  (A)<sub>n</sub>, n = 7..1  
     (A)<sub>7</sub>  $\leftarrow$  (A)<sub>0</sub>  
 Rotate Right Carry<sup>(1)</sup>RRC A(A)<sub>n-1</sub>  $\leftarrow$  (A)<sub>n</sub>, n = 7..1  
     (CY)  $\leftarrow$  (A)<sub>0</sub>  
     (A)<sub>7</sub>  $\leftarrow$  (CY)

| Mnemonic          | <dest>, <src> <sup>(1)</sup> | Comments   | Binary Mode |                  | Source Mode |                  |
|-------------------|------------------------------|--|-------------|------------------|-------------|------------------|
|                   |                              |  | Bytes       | States           | Bytes       | States           |
| ANL<br>ORL<br>XRL | A, Rn                        | register to ACC                                      | 1           | 1                | 2           | 2                |
|                   | A, dir8                      | Direct address (on-chip RAM or SFR) to ACC           | 2           | 1 <sup>(3)</sup> | 2           | 1 <sup>(3)</sup> |
|                   | A, at Ri                     | Indirect address to ACC                              | 1           | 2                | 2           | 3                |
|                   | A, #data                     | Immediate data to ACC                                | 2           | 1                | 2           | 1                |
|                   | dir8, A                      | ACC to direct address                                | 2           | 2 <sup>(4)</sup> | 2           | 2 <sup>(4)</sup> |
|                   | dir8, #data                  | Immediate 8-bit data to direct address               | 3           | 3 <sup>(4)</sup> | 3           | 3 <sup>(4)</sup> |
|                   | Rmd, Rms                     | Byte register to byte register                       | 3           | 2                | 2           | 1                |
|                   | WRjd, WRjs                   | Word register to word register                       | 3           | 3                | 2           | 2                |
|                   | Rm, #data                    | Immediate 8-bit data to byte register                | 4           | 3                | 3           | 2                |
|                   | WRj, #data16                 | Immediate 16-bit data to word register               | 5           | 4                | 4           | 3                |
|                   | Rm, dir8                     | Direct address (on-chip RAM or SFR) to byte register | 4           | 3 <sup>(3)</sup> | 3           | 2 <sup>(3)</sup> |
|                   | WRj, dir8                    | Direct address (on-chip RAM or SFR) to word register | 4           | 4                | 3           | 3                |
|                   | Rm, dir16                    | Direct address (64K) to byte register                | 5           | 3 <sup>(5)</sup> | 4           | 2 <sup>(5)</sup> |
|                   | WRj, dir16                   | Direct address (64K) to word register                | 5           | 4 <sup>(6)</sup> | 4           | 3 <sup>(6)</sup> |
|                   | Rm, at WRj                   | Indirect address (64K) to byte register              | 4           | 3 <sup>(5)</sup> | 3           | 2 <sup>(5)</sup> |
|                   | Rm, at DRk                   | Indirect address (16M) to byte register              | 4           | 4 <sup>(5)</sup> | 3           | 3 <sup>(5)</sup> |
| CLR               | A                            | Clear ACC  | 1           | 1                | 1           | 1                |
| CPL               | A                            | Complement ACC                                       | 1           | 1                | 1           | 1                |
| RL                | A                            | Rotate ACC left                                      | 1           | 1                | 1           | 1                |
| RLC               | A                            | Rotate ACC left through CY                           | 1           | 1                | 1           | 1                |
| RR                | A                            | Rotate ACC right                                     | 1           | 1                | 1           | 1                |
| RRC               | A                            | Rotate ACC right through CY                          | 1           | 1                | 1           | 1                |

**Table 24.** Summary of Multiply, Divide and Decimal-adjust Instructions

| <p>Multiply MUL AB(B:A) <math>\leftarrow (A) \times (B)</math><br/>         MUL &lt;dest&gt;, &lt;src&gt; extended dest opnd <math>\leftarrow</math> dest opnd <math>\times</math> src opnd<br/>         Divide DIV AB(A) <math>\leftarrow</math> Quotient <math>((A)/(B))</math><br/>         (B) <math>\leftarrow</math> Remainder <math>((A)/(B))</math><br/>         Divide DIV &lt;dest&gt;, &lt;src&gt; ext. dest opnd high <math>\leftarrow</math> Quotient (dest opnd / src opnd)<br/>         ext. dest opnd low <math>\leftarrow</math> Remainder (dest opnd / src opnd)<br/>         Decimal-adjust ACCDA AIF <math>[[ (A)_{3:0} &gt; 9] \vee [(AC) = 1]]</math><br/>         for Addition (BCD) THEN <math>(A)_{3:0} \leftarrow (A)_{3:0} + 6</math> !affects CY;<br/>         IF <math>[[ (A)_{7:4} &gt; 9] \vee [(CY) = 1]]</math><br/>         THEN <math>(A)_{7:4} \leftarrow (A)_{7:4} + 6</math></p> |                                 |  |             |        |             |        |
|--|---------------------------------|--|-------------|--------|-------------|--------|
| Mnemonic   | <dest>,<br><src> <sup>(1)</sup> | Comments                                 | Binary Mode |        | Source Mode |        |
|  |                                 |  | Bytes       | States | Bytes       | States |
| MUL  | AB                              | Multiply A and B                         | 1           | 5      | 1           | 5      |
|  | Rmd, Rms                        | Multiply byte register and byte register | 3           | 6      | 2           | 5      |
|  | WRjd, WRjs                      | Multiply word register and word register | 3           | 12     | 2           | 11     |
| DIV  | AB                              | Divide A and B                           | 1           | 10     | 1           | 10     |
|  | Rmd, Rms                        | Divide byte register and byte register   | 3           | 11     | 2           | 10     |
|  | WRjd, WRjs                      | Divide word register and word register   | 3           | 21     | 2           | 20     |
| DA   | A                               | Decimal adjust ACC                       | 1           | 1      | 1           | 1      |

Note: 1. A shaded cell denotes an instruction in the C51 Architecture.



**Table 25. Summary of Move Instructions (1/3)**

| Move to High wordMOVH <dest>, <src>dest opnd <sub>31:16</sub> ← src opnd<br>Move with Sign extensionMOVS <dest>, <src>dest opnd ← src opnd with sign extend<br>Move with Zero extensionMOVZ <dest>, <src>dest opnd ← src opnd with zero extend<br>Move CodeMOVC A, <src>(A) ← src opnd<br>Move eXtendedMOVX <dest>, <src>dest opnd ← src opnd |                                 |   |             |                  |             |                  |
|---|---------------------------------|---|-------------|------------------|-------------|------------------|
| Mnemonic  | <dest>,<br><src> <sup>(2)</sup> | Comments  | Binary Mode |                  | Source Mode |                  |
|   |                                 |   | Bytes       | States           | Bytes       | States           |
| MOVH  | DRk, #data16                    | 16-bit immediate data into upper word of dword register | 5           | 3                | 4           | 2                |
| MOVS  | WRj, Rm                         | Byte register to word register with sign extension      | 3           | 2                | 2           | 1                |
| MOVZ  | WRj, Rm                         | Byte register to word register with zeros extension     | 3           | 2                | 2           | 1                |
| MOVC  | A, at A +DPTR                   | Code byte relative to DPTR to ACC                       | 1           | 6 <sup>(3)</sup> | 1           | 6 <sup>(3)</sup> |
|   | A, at A +PC                     | Code byte relative to PC to ACC                         | 1           | 6 <sup>(3)</sup> | 1           | 6 <sup>(3)</sup> |
| MOVX  | A, at Ri                        | Extended memory (8-bit address) to ACC <sup>(2)</sup>   | 1           | 4                | 1           | 5                |
|   | A, at DPTR                      | Extended memory (16-bit address) to ACC <sup>(2)</sup>  | 1           | 3 <sup>(4)</sup> | 1           | 3 <sup>(4)</sup> |
|   | at Ri, A                        | ACC to extended memory (8-bit address) <sup>(2)</sup>   | 1           | 4                | 1           | 4                |
|   | at DPTR, A                      | ACC to extended memory (16-bit address) <sup>(2)</sup>  | 1           | 4 <sup>(3)</sup> | 1           | 4 <sup>(3)</sup> |

- Notes:
1. A shaded cell denotes an instruction in the C51 Architecture.
  2. Extended memory addressed is in the region specified by DPXL (reset value = 01h).
  3. If this instruction addresses external memory location, add N+1 to the number of states (N: number of wait states).
  4. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).

**Table 26. Summary of Move Instructions (2/3)**

| Move <sup>(1)</sup> MOV <dest>, <src>dest opnd ← src opnd |                              |   |             |                  |             |                  |
|---|------------------------------|---|-------------|------------------|-------------|------------------|
| Mnemonic  | <dest>, <src> <sup>(2)</sup> | Comments  | Binary Mode |                  | Source Mode |                  |
|   |                              |   | Bytes       | States           | Bytes       | States           |
| MOV   | A, Rn                        | Register to ACC   | 1           | 1                | 2           | 2                |
|   | A, dir8                      | Direct address (on-chip RAM or SFR) to ACC              | 2           | 1 <sup>(3)</sup> | 2           | 1 <sup>(3)</sup> |
|   | A, at Ri                     | Indirect address to ACC                                 | 1           | 2                | 2           | 3                |
|   | A, #data                     | Immediate data to ACC                                   | 2           | 1                | 2           | 1                |
|   | Rn, A                        | ACC to register   | 1           | 1                | 2           | 2                |
|   | Rn, dir8                     | Direct address (on-chip RAM or SFR) to register         | 2           | 1 <sup>(3)</sup> | 3           | 2 <sup>(3)</sup> |
|   | Rn, #data                    | Immediate data to register                              | 2           | 1                | 3           | 2                |
|   | dir8, A                      | ACC to direct address (on-chip RAM or SFR)              | 2           | 2 <sup>(3)</sup> | 2           | 2 <sup>(3)</sup> |
|   | dir8, Rn                     | Register to direct address (on-chip RAM or SFR)         | 2           | 2 <sup>(3)</sup> | 3           | 3 <sup>(3)</sup> |
|   | dir8, dir8                   | Direct address to direct address (on-chip RAM or SFR)   | 3           | 3 <sup>(4)</sup> | 3           | 3 <sup>(4)</sup> |
|   | dir8, at Ri                  | Indirect address to direct address (on-chip RAM or SFR) | 2           | 3 <sup>(3)</sup> | 3           | 4 <sup>(3)</sup> |
|   | dir8, #data                  | Immediate data to direct address (on-chip RAM or SFR)   | 3           | 3 <sup>(3)</sup> | 3           | 3 <sup>(3)</sup> |
|   | at Ri, A                     | ACC to indirect address                                 | 1           | 3                | 2           | 4                |
|   | at Ri, dir8                  | Direct address (on-chip RAM or SFR) to indirect address | 2           | 3 <sup>(3)</sup> | 3           | 4 <sup>(3)</sup> |
|   | at Ri, #data                 | Immediate data to indirect address                      | 2           | 3                | 3           | 4                |
|   | DPTR, #data16                | Load Data Pointer with a 16-bit constant                | 3           | 2                | 3           | 2                |

- Notes:
1. Instructions that move bits are in Table 27.
  2. Move instructions from the C51 Architecture.
  3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
  4. Apply note 3 for each dir8 operand.

|     |                    |  |   |                  |   |                  |
|-----|--------------------|--|---|------------------|---|------------------|
| MOV | WRj, at WRj +dis24 | Indirect with 16-bit displacement (16M) to word register | 5 | 8 <sup>(5)</sup> | 4 | 7 <sup>(5)</sup> |
| MOV | at WRj +dis16, Rm  | Byte register to indirect with 16-bit displacement (64K) | 5 | 6 <sup>(4)</sup> | 4 | 5 <sup>(4)</sup> |
| MOV | at WRj +dis16, WRj | Word register to indirect with 16-bit displacement (64K) | 5 | 7 <sup>(5)</sup> | 4 | 6 <sup>(5)</sup> |
| MOV | at DRk +dis24, Rm  | Byte register to indirect with 16-bit displacement (16M) | 5 | 7 <sup>(4)</sup> | 4 | 6 <sup>(4)</sup> |
| MOV | at DRk +dis24, WRj | Word register to indirect with 16-bit displacement (16M) | 5 | 8 <sup>(5)</sup> | 4 | 7 <sup>(5)</sup> |

- Notes:
1. Instructions that move bits are in Table 27.
  2. Move instructions unique to the C251 Architecture.
  3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
  4. If this instruction addresses external memory location, add N+2 to the number of states (N: number of wait states).
  5. If this instruction addresses external memory location, add 2(N+1) to the number of states (N: number of wait states).
  6. If this instruction addresses external memory location, add 4(N+2) to the number of states (N: number of wait states).

**Table 39. Bus Cycles AC Timings;  $V_{DD} = 4.5$  to  $5.5$  V,  $T_A = -40$  to  $85^\circ\text{C}$** 

| Symbol           | Parameter                                  | 12 MHz |     | 16 MHz |     | 24 MHz |     | Unit                 |
|------------------|--|--------|-----|--------|-----|--------|-----|----------------------|
|                  |  | Min    | Max | Min    | Max | Min    | Max |                      |
| $T_{OSC}$        | $1/F_{OSC}$                                | 83     |     | 62     |     | 41     |     | ns                   |
| $T_{LHLL}$       | ALE Pulse Width                            | 78     |     | 58     |     | 38     |     | ns <sup>(2)</sup>    |
| $T_{AVLL}$       | Address Valid to ALE Low                   | 78     |     | 58     |     | 37     |     | ns <sup>(2)</sup>    |
| $T_{LLAX}$       | Address hold after ALE Low                 | 19     |     | 11     |     | 3      |     | ns                   |
| $T_{RLRH}^{(1)}$ | RD#/PSEN# Pulse Width                      | 162    |     | 121    |     | 78     |     | ns <sup>(3)</sup>    |
| $T_{WLWH}$       | WR# Pulse Width                            | 165    |     | 124    |     | 81     |     | ns <sup>(3)</sup>    |
| $T_{LLRL}^{(1)}$ | ALE Low to RD#/PSEN# Low                   | 22     |     | 14     |     | 6      |     | ns                   |
| $T_{LHAX}$       | ALE High to Address Hold                   | 99     |     | 70     |     | 40     |     | ns <sup>(2)</sup>    |
| $T_{RLDV}^{(1)}$ | RD#/PSEN# Low to Valid Data                |        | 146 |        | 104 |        | 61  | ns <sup>(3)</sup>    |
| $T_{RHD}^{(1)}$  | Data Hold After RD#/PSEN# High             | 0      |     | 0      |     | 0      |     | ns                   |
| $T_{RHAX}^{(1)}$ | Address Hold After RD#/PSEN# High          | 0      |     | 0      |     | 0      |     | ns                   |
| $T_{RLAZ}^{(1)}$ | RD#/PSEN# Low to Address Float             |        | 0   |        | 0   |        | 0   | ns                   |
| $T_{RHDZ1}$      | Instruction Float After RD#/PSEN# High     |        | 45  |        | 40  |        | 30  | ns                   |
| $T_{RHDZ2}$      | Data Float After RD#/PSEN# High            |        | 215 |        | 165 |        | 115 | ns                   |
| $T_{RHLH1}$      | RD#/PSEN# high to ALE High (Instruction)   | 49     |     | 43     |     | 31     |     | ns                   |
| $T_{RHLH2}$      | RD#/PSEN# high to ALE High (Data)          | 215    |     | 169    |     | 115    |     | ns                   |
| $T_{WHLH}$       | WR# High to ALE High                       | 215    |     | 169    |     | 115    |     | ns                   |
| $T_{AVDV1}$      | Address (P0) Valid to Valid Data In        |        | 250 |        | 175 |        | 105 | ns <sup>(2)(3)</sup> |
| $T_{AVDV2}$      | Address (P2) Valid to Valid Data In        |        | 306 |        | 223 |        | 140 | ns <sup>(2)(3)</sup> |
| $T_{AVDV3}$      | Address (P0) Valid to Valid Instruction In |        | 150 |        | 109 |        | 68  | ns <sup>(3)</sup>    |
| $T_{AXDX}$       | Data Hold after Address Hold               | 0      |     | 0      |     | 0      |     | ns                   |
| $T_{AVRL}^{(1)}$ | Address Valid to RD# Low                   | 100    |     | 70     |     | 40     |     | ns <sup>(2)</sup>    |
| $T_{AVWL1}$      | Address (P0) Valid to WR# Low              | 100    |     | 70     |     | 40     |     | ns <sup>(2)</sup>    |
| $T_{AVWL2}$      | Address (P2) Valid to WR# Low              | 158    |     | 115    |     | 74     |     | ns <sup>(2)</sup>    |
| $T_{WHQX}$       | Data Hold after WR# High                   | 90     |     | 69     |     | 32     |     | ns                   |
| $T_{QVWH}$       | Data Valid to WR# High                     | 133    |     | 102    |     | 72     |     | ns <sup>(3)</sup>    |
| $T_{WHAX}$       | WR# High to Address Hold                   | 167    |     | 125    |     | 84     |     | ns                   |

- Notes:
1. Specification for PSEN# are identical to those for RD#.
  2. If a wait state is added by extending ALE, add  $2 \cdot T_{OSC}$ .
  3. If wait states are added by extending RD#/PSEN#/WR#, add  $2N \cdot T_{OSC}$  ( $N = 1..3$ ).

## AC Characteristics - SSLC: TWI Interface

### Timings


**Table 47.** TWI Interface AC Timing;  $V_{DD} = 2.7$  to  $5.5$  V,  $T_A = -40$  to  $85^\circ\text{C}$

| Symbol         | Parameter   | INPUT                     |     | OUTPUT                             |     |
|----------------|---|---------------------------|-----|------------------------------------|-----|
|                |   | Min                       | Max | Min                                | Max |
| $T_{HD}; STA$  | Start condition hold time                         | $14 \cdot T_{CLCL}^{(4)}$ |     | $4.0 \mu\text{s}^{(1)}$            |     |
| $T_{LOW}$      | SCL low time                                      | $16 \cdot T_{CLCL}^{(4)}$ |     | $4.7 \mu\text{s}^{(1)}$            |     |
| $T_{HIGH}$     | SCL high time                                     | $14 \cdot T_{CLCL}^{(4)}$ |     | $4.0 \mu\text{s}^{(1)}$            |     |
| $T_{RC}$       | SCL rise time                                     | $1 \mu\text{s}$           |     | $\_^{(2)}$                         |     |
| $T_{FC}$       | SCL fall time                                     | $0.3 \mu\text{s}$         |     | $0.3 \mu\text{s}^{(3)}$            |     |
| $T_{SU}; DAT1$ | Data set-up time                                  | $250 \text{ ns}$          |     | $20 \cdot T_{CLCL}^{(4)} - T_{RD}$ |     |
| $T_{SU}; DAT2$ | SDA set-up time (before repeated START condition) | $250 \text{ ns}$          |     | $1 \mu\text{s}^{(1)}$              |     |
| $T_{SU}; DAT3$ | SDA set-up time (before STOP condition)           | $250 \text{ ns}$          |     | $8 \cdot T_{CLCL}^{(4)}$           |     |
| $T_{HD}; DAT$  | Data hold time                                    | $0 \text{ ns}$            |     | $8 \cdot T_{CLCL}^{(4)} - T_{FC}$  |     |
| $T_{SU}; STA$  | Repeated START set-up time                        | $14 \cdot T_{CLCL}^{(4)}$ |     | $4.7 \mu\text{s}^{(1)}$            |     |
| $T_{SU}; STO$  | STOP condition set-up time                        | $14 \cdot T_{CLCL}^{(4)}$ |     | $4.0 \mu\text{s}^{(1)}$            |     |
| $T_{BUF}$      | Bus free time                                     | $14 \cdot T_{CLCL}^{(4)}$ |     | $4.7 \mu\text{s}^{(1)}$            |     |
| $T_{RD}$       | SDA rise time                                     | $1 \mu\text{s}$           |     | $\_^{(2)}$                         |     |
| $T_{FD}$       | SDA fall time                                     | $0.3 \mu\text{s}$         |     | $0.3 \mu\text{s}^{(3)}$            |     |


- Notes:
1. At 100 kbit/s. At other bit-rates this value is inversely proportional to the bit-rate of 100 kbit/s.
  2. Determined by the external bus-line capacitance and the external bus-line pull-up resistor, this must be  $< 1 \mu\text{s}$ .
  3. Spikes on the SDA and SCL lines with a duration of less than  $3 \cdot T_{CLCL}$  will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400 pF.
  4.  $T_{CLCL} = T_{OSC}$  = one oscillator clock period.

### Waveforms

**Figure 18.** TWI Waveforms




**Figure 21. SPI Slave Waveforms (SSCPHA = 0)**



Note: 1. Not Defined but generally the LSB of the character which has just been received.

**Figure 22. SPI Slave Waveforms (SSCPHA = 1)**



## AC Characteristics - EPROM Programming and Verifying


### Definition of Symbols

**Table 50. EPROM Programming and Verifying Timing Symbol Definitions**

| Signals |                            |
|---------|----------------------------|
| A       | Address                    |
| E       | Enable: mode set on Port 0 |
| G       | Program                    |
| Q       | Data Out                   |
| S       | Supply ( $V_{PP}$ )        |


| Conditions |                 |
|------------|-----------------|
| H          | High            |
| L          | Low             |
| V          | Valid           |
| X          | No Longer Valid |
| Z          | Floating        |

**Figure 26. AC Testing Input/Output Waveforms**



Note: For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loading  $V_{OH}/V_{OL}$  level occurs with  $I_{OL}/I_{OH} = \pm 20$  mA.

**Figure 27. Float Waveforms**



## DC Characteristics

### High Speed Versions - Commercial, Industrial, and Automotive

**Table 55.** DC Characteristics;  $V_{DD} = 4.5$  to  $5.5$  V,  $T_A = -40$  to  $+85^\circ\text{C}$ 

| Symbol          | Parameter  | Min  | Typical <sup>(4)</sup> | Max                      | Units            | Test Conditions   |
|-----------------|--|--|------------------------|--------------------------|------------------|---|
| $V_{IL}$        | Input Low Voltage<br>(except EA#, SCL, SDA)  | -0.5   |                        | $0.2 \cdot V_{DD} - 0.1$ | V                |   |
| $V_{IL1}^{(5)}$ | Input Low Voltage<br>(SCL, SDA)  | -0.5   |                        | $0.3 \cdot V_{DD}$       | V                |   |
| $V_{IL2}$       | Input Low Voltage<br>(EA#)   | 0  |                        | $0.2 \cdot V_{DD} - 0.3$ | V                |   |
| $V_{IH}$        | Input high Voltage<br>(except XTAL1, RST, SCL, SDA)                                      | $0.2 \cdot V_{DD} + 0.9$                           |                        | $V_{DD} + 0.5$           | V                |   |
| $V_{IH1}^{(5)}$ | Input high Voltage<br>(XTAL1, RST, SCL, SDA)   | $0.7 \cdot V_{DD}$                                 |                        | $V_{DD} + 0.5$           | V                |   |
| $V_{OL}$        | Output Low Voltage<br>(Ports 1, 2, 3)  |  |                        | 0.3<br>0.45<br>1.0       | V                | $I_{OL} = 100 \mu\text{A}^{(1)(2)}$<br>$I_{OL} = 1.6 \text{ mA}^{(1)(2)}$<br>$I_{OL} = 3.5 \text{ mA}^{(1)(2)}$ |
| $V_{OL1}$       | Output Low Voltage<br>(Ports 0, ALE, PSEN#, Port 2 in Page Mode during External Address) |  |                        | 0.3<br>0.45<br>1.0       | V                | $I_{OL} = 200 \mu\text{A}^{(1)(2)}$<br>$I_{OL} = 3.2 \text{ mA}^{(1)(2)}$<br>$I_{OL} = 7.0 \text{ mA}^{(1)(2)}$ |
| $V_{OH}$        | Output high Voltage<br>(Ports 1, 2, 3, ALE, PSEN#)                                       | $V_{DD} - 0.3$<br>$V_{DD} - 0.7$<br>$V_{DD} - 1.5$ |                        |                          | V                | $I_{OH} = -10 \mu\text{A}^{(3)}$<br>$I_{OH} = -30 \mu\text{A}^{(3)}$<br>$I_{OH} = -60 \mu\text{A}^{(3)}$        |
| $V_{OH1}$       | Output high Voltage<br>(Port 0, Port 2 in Page Mode during External Address)             | $V_{DD} - 0.3$<br>$V_{DD} - 0.7$<br>$V_{DD} - 1.5$ |                        |                          | V                | $I_{OH} = -200 \mu\text{A}$<br>$I_{OH} = -3.2 \text{ mA}$<br>$I_{OH} = -7.0 \text{ mA}$                         |
| $V_{RET}$       | $V_{DD}$ data retention limit  |  |                        | 1.8                      | V                |   |
| $I_{IL0}$       | Logical 0 Input Current<br>(Ports 1, 2, 3)   |  |                        | - 50                     | $\mu\text{A}$    | $V_{IN} = 0.45 \text{ V}$   |
| $I_{IL1}$       | Logical 1 Input Current<br>(NMI)   |  |                        | + 50                     | $\mu\text{A}$    | $V_{IN} = V_{DD}$   |
| $I_{LI}$        | Input Leakage Current<br>(Port 0)  |  |                        | $\pm 10$                 | $\mu\text{A}$    | $0.45 \text{ V} < V_{IN} < V_{DD}$  |
| $I_{TL}$        | Logical 1-to-0 Transition Current<br>(Ports 1, 2, 3 - AWAIT#)                            |  |                        | - 650                    | $\mu\text{A}$    | $V_{IN} = 2.0 \text{ V}$  |
| $R_{RST}$       | RST Pull-Down Resistor   | 40   | 110                    | 225                      | $\text{k}\Omega$ |   |
| $C_{IO}$        | Pin Capacitance  |  | 10                     |                          | pF               | $T_A = 25^\circ\text{C}$  |
| $I_{DD}$        | Operating Current  |  | 20<br>25<br>35         | 25<br>30<br>40           | mA               | $F_{OSC} = 12 \text{ MHz}$<br>$F_{OSC} = 16 \text{ MHz}$<br>$F_{OSC} = 24 \text{ MHz}$                          |
| $I_{DL}$        | Idle Mode Current  |  | 5<br>6.5<br>9.5        | 8<br>10<br>14            | mA               | $F_{OSC} = 12 \text{ MHz}$<br>$F_{OSC} = 16 \text{ MHz}$<br>$F_{OSC} = 24 \text{ MHz}$                          |
| $I_{PD}$        | Power-Down Current   |  | 2                      | 20                       | $\mu\text{A}$    | $V_{RET} < V_{DD} < 5.5 \text{ V}$  |
| $V_{PP}$        | Programming supply voltage   | 12.5   |                        | 13                       | V                | $T_A = 0$ to $+40^\circ\text{C}$  |
| $I_{PP}$        | Programming supply current   |  |                        | 75                       | mA               | $T_A = 0$ to $+40^\circ\text{C}$  |



## Low Voltage Versions - Commercial & Industrial

**Table 56.** DC Characteristics;  $V_{DD} = 2.7$  to  $5.5$  V,  $T_A = -40$  to  $+85^\circ\text{C}$ 

| Symbol          | Parameter   | Min                      | Typical <sup>(4)</sup> | Max                      | Units         | Test Conditions   |
|-----------------|---|--------------------------|------------------------|--------------------------|---------------|---|
| $V_{IL}$        | Input Low Voltage<br>(except EA#, SCL, SDA)   | -0.5                     |                        | $0.2 \cdot V_{DD} - 0.1$ | V             |   |
| $V_{IL1}^{(5)}$ | Input Low Voltage<br>(SCL, SDA)   | -0.5                     |                        | $0.3 \cdot V_{DD}$       | V             |   |
| $V_{IL2}$       | Input Low Voltage<br>(EA#)  | 0                        |                        | $0.2 \cdot V_{DD} - 0.3$ | V             |   |
| $V_{IH}$        | Input high Voltage<br>(except XTAL1, RST, SCL, SDA)   | $0.2 \cdot V_{DD} + 0.9$ |                        | $V_{DD} + 0.5$           | V             |   |
| $V_{IH1}^{(5)}$ | Input high Voltage<br>(XTAL1, RST, SCL, SDA)  | $0.7 \cdot V_{DD}$       |                        | $V_{DD} + 0.5$           | V             |   |
| $V_{OL}$        | Output Low Voltage<br>(Ports 1, 2, 3)   |                          |                        | 0.45                     | V             | $I_{OL} = 0.8 \text{ mA}^{(1)(2)}$  |
| $V_{OL1}$       | Output Low Voltage<br>(Ports 0, ALE, PSEN#, Port 2 in Page<br>Mode during External Address) |                          |                        | 0.45                     | V             | $I_{OL} = 1.6 \text{ mA}^{(1)(2)}$  |
| $V_{OH}$        | Output high Voltage<br>(Ports 1, 2, 3, ALE, PSEN#)  | $0.9 \cdot V_{DD}$       |                        |                          | V             | $I_{OH} = -10 \mu\text{A}^{(3)}$  |
| $V_{OH1}$       | Output high Voltage<br>(Port 0, Port 2 in Page Mode during<br>External Address)             | $0.9 \cdot V_{DD}$       |                        |                          | V             | $I_{OH} = -40 \mu\text{A}$  |
| $V_{RET}$       | $V_{DD}$ data retention limit   |                          |                        | 1.8                      | V             |   |
| $I_{IL0}$       | Logical 0 Input Current<br>(Ports 1, 2, 3 - Awaiting#)                                      |                          |                        | - 50                     | $\mu\text{A}$ | $V_{IN} = 0.45 \text{ V}$   |
| $I_{IL1}$       | Logical 1 Input Current<br>(NMI)  |                          |                        | + 50                     | $\mu\text{A}$ | $V_{IN} = V_{DD}$   |
| $I_{LI}$        | Input Leakage Current<br>(Port 0)   |                          |                        | $\pm 10$                 | $\mu\text{A}$ | $0.45 \text{ V} < V_{IN} < V_{DD}$  |
| $I_{TL}$        | Logical 1-to-0 Transition Current<br>(Ports 1, 2, 3)  |                          |                        | - 650                    | $\mu\text{A}$ | $V_{IN} = 2.0 \text{ V}$  |
| $R_{RST}$       | RST Pull-Down Resistor  | 40                       | 110                    | 225                      | k $\Omega$    |   |
| $C_{IO}$        | Pin Capacitance   |                          | 10                     |                          | pF            | $T_A = 25^\circ\text{C}$  |
| $I_{DD}$        | Operating Current   |                          | 4<br>8<br>9<br>11      | 8<br>11<br>12<br>14      | mA            | 5 MHz, $V_{DD} < 3.6 \text{ V}$<br>10 MHz, $V_{DD} < 3.6 \text{ V}$<br>12 MHz, $V_{DD} < 3.6 \text{ V}$<br>16 MHz, $V_{DD} < 3.6 \text{ V}$ |
| $I_{DL}$        | Idle Mode Current   |                          | 0.5<br>1.5<br>2<br>3   | 1<br>4<br>5<br>7         | mA            | 5 MHz, $V_{DD} < 3.6 \text{ V}$<br>10 MHz, $V_{DD} < 3.6 \text{ V}$<br>12 MHz, $V_{DD} < 3.6 \text{ V}$<br>16 MHz, $V_{DD} < 3.6 \text{ V}$ |
| $I_{PD}$        | Power-Down Current  |                          | 1                      | 10                       | $\mu\text{A}$ | $V_{RET} < V_{DD} < 3.6 \text{ V}$  |

Notes: 1. Under steady-state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:

Maximum IOL per port pin: 10 mA

Maximum IOL per 8-bit port: Port 0 26 mA

Ports 1-315 mA

## Packages

### List of Packages

- PDIL 40
- CDIL 40 with window
- PLCC 44
- CQPJ 44 with window
- VQFP 44 (10x10)

### PDIL 40 - Mechanical Outline

Figure 33. Plastic Dual In Line





Table 57. PDIL Package Size

|    | MM           |       | Inch        |       |
|----|--------------|-------|-------------|-------|
|    | Min          | Max   | Min         | Max   |
| A  | -            | 5.08  | -           | .200  |
| A1 | 0.38         | -     | .015        | -     |
| A2 | 3.18         | 4.95  | .125        | .195  |
| B  | 0.36         | 0.56  | .014        | .022  |
| B1 | 0.76         | 1.78  | .030        | .070  |
| C  | 0.20         | 0.38  | .008        | .015  |
| D  | 50.29        | 53.21 | 1.980       | 2.095 |
| E  | 15.24        | 15.87 | .600        | .625  |
| E1 | 12.32        | 14.73 | .485        | .580  |
| e  | 2.54 B.S.C.  |       | .100 B.S.C. |       |
| eA | 15.24 B.S.C. |       | .600 B.S.C. |       |
| eB | -            | 17.78 | -           | .700  |
| L  | 2.93         | 3.81  | .115        | .150  |
| D1 | 0.13         | -     | .005        | -     |

## PLCC 44 - Mechanical Outline

**Figure 35.** Plastic Lead Chip Carrier



**Table 59.** PLCC Package Size

|    | MM       |       | Inch     |      |
|----|----------|-------|----------|------|
|    | Min      | Max   | Min      | Max  |
| A  | 4.20     | 4.57  | .165     | .180 |
| A1 | 2.29     | 3.04  | .090     | .120 |
| D  | 17.40    | 17.65 | .685     | .695 |
| D1 | 16.44    | 16.66 | .647     | .656 |
| D2 | 14.99    | 16.00 | .590     | .630 |
| E  | 17.40    | 17.65 | .685     | .695 |
| E1 | 16.44    | 16.66 | .647     | .656 |
| E2 | 14.99    | 16.00 | .590     | .630 |
| e  | 1.27 BSC |       | .050 BSC |      |
| G  | 1.07     | 1.22  | .042     | .048 |
| H  | 1.07     | 1.42  | .042     | .056 |
| J  | 0.51     | -     | .020     | -    |
| K  | 0.33     | 0.53  | .013     | .021 |
| Nd | 11       |       | 11       |      |
| Ne | 11       |       | 11       |      |

Technical drawing of a square flange with a central hole. The drawing includes three views: a front view, a side view, and a detail view of the corner.

**Front View:**

- Overall width:  $D \pm 0.10$  mm
- Overall height:  $F \pm 0.10$  mm
- Inner square width:  $D1 \pm 0.10$  mm
- Inner square height:  $F1 \pm 0.05$  mm
- Central hole diameter:  $\varnothing 0.05$  mm
- Surface texture symbols:  $Ra 0.10$  mm,  $Ra 0.05$  mm,  $Ra 0.10$  mm,  $Ra 0.05$  mm
- Feature labels: N1 (fillet), N2 (fillet), F (fillet), f (fillet)
- Feature symbols:  $\square$  (fillet),  $\square$  (fillet),  $\square$  (fillet),  $\square$  (fillet)

**Side View:**

- Overall width:  $A \pm 0.10$  mm
- Overall height:  $C \pm 0.10$  mm
- Feature labels: J (fillet), C (fillet), R (fillet)
- Feature symbols:  $\square$  (fillet),  $\square$  (fillet),  $\square$  (fillet)

**Detail View:**

- Overall width:  $D \pm 0.10$  mm
- Overall height:  $F \pm 0.10$  mm
- Inner square width:  $D1 \pm 0.10$  mm
- Inner square height:  $F1 \pm 0.05$  mm
- Central hole diameter:  $\varnothing 0.05$  mm
- Surface texture symbols:  $Ra 0.10$  mm,  $Ra 0.05$  mm,  $Ra 0.10$  mm,  $Ra 0.05$  mm
- Feature labels: N1 (fillet), N2 (fillet), F (fillet), f (fillet)
- Feature symbols:  $\square$  (fillet),  $\square$  (fillet),  $\square$  (fillet),  $\square$  (fillet)

|         | MM       |       | Inch     |      |
|---------|----------|-------|----------|------|
|         | Min      | Max   | Min      | Max  |
| A       | -        | 4.90  | -        | .193 |
| C       | 0.15     | 0.25  | .006     | .010 |
| D - E   | 17.40    | 17.55 | .685     | .691 |
| D1 - E1 | 16.36    | 16.66 | .644     | .656 |
| e       | 1.27 TYP |       | .050 TYP |      |
| f       | 0.43     | 0.53  | .017     | .021 |
| J       | 0.86     | 1.12  | .034     | .044 |
| Q       | 15.49    | 16.00 | .610     | .630 |
| R       | 0.86 TYP |       | .034 TYP |      |
| N1      | 11       |       | 11       |      |
| N2      | 11       |       | 11       |      |

## Ordering Information

### AT/TSC80251G2D ROMless

| Part Number  | ROM     | Description                                      |
|--|---------|--|
| <b>High Speed Versions 4.5 to 5.5 V, Commercial and Industrial</b> |         |  |
| TSC80251G2D-16CB   | ROMless | 16 MHz, Commercial 0° to 70°C, PLCC 44           |
| TSC80251G2D-24CB   | ROMless | 24 MHz, Commercial 0° to 70°C, PLCC 44           |
| TSC80251G2D-24CE   | ROMless | 24 MHz, Commercial 0° to 70°C, VQFP 44           |
| TSC80251G2D-24IA   | ROMless | 24 MHz, Industrial -40° to 85°C, PDIL 40         |
| TSC80251G2D-24IB   | ROMless | 24 MHz, Industrial -40° to 85°C, PLCC 44         |
| AT80251G2D-SLSUM   | ROMless | 24 MHz, Industrial & Green -40° to 85°C, PLCC 44 |
| AT80251G2D-3CSUM   | ROMless | 24 MHz, Industrial & Green -40° to 85°C, PDIL 40 |
| AT80251G2D-RLTUM   | ROMless | 24 MHz, Industrial & Green -40° to 85°C, VQFP 44 |
| <b>Low Voltage Versions 2.7 to 5.5 V</b>                           |         |  |
| TSC80251G2D-L16CB  | ROMless | 16 MHz, Commercial, PLCC 44                      |
| TSC80251G2D-L16CE  | ROMless | 16 MHz, Commercial, VQFP 44                      |
| AT80251G2D-SLSUL   | ROMless | 16 MHz, Industrial & Green, PLCC 44              |
| AT80251G2D-RLTUL   | ROMless | 16 MHz, Industrial & Green, VQFP 44              |

### AT/TSC83251G2D 32 kilobytes MaskROM

| Part Number <sup>(1)</sup>   | ROM         | Description                                      |
|--|-------------|--|
| <b>High Speed Versions 4.5 to 5.5 V, Commercial and Industrial</b> |             |  |
| TSC251G2Dxxx-16CB  | 32K MaskROM | 16 MHz, Commercial 0° to 70°C, PLCC 44           |
| TSC251G2Dxxx-24CB  | 32K MaskROM | 24 MHz, Commercial 0° to 70°C, PLCC 44           |
| TSC251G2Dxxx-24CE  | 32K MaskROM | 24 MHz, Commercial 0° to 70°C, VQFP 44           |
| TSC251G2Dxxx-24IA  | 32K MaskROM | 24 MHz, Industrial -40° to 85°C, PDIL 40         |
| TSC251G2Dxxx-24IB  | 32K MaskROM | 24 MHz, Industrial -40° to 85°C, PLCC 44         |
| AT251G2Dxxx-SLSUM  | 32K MaskROM | 24 MHz, Industrial & Green -40° to 85°C, PLCC 44 |
| AT251G2Dxxx-3CSUM  | 32K MaskROM | 24 MHz, Industrial & Green -40° to 85°C, PDIL 40 |
| AT251G2Dxxx-RLTUM  | 32K MaskROM | 24 MHz, Industrial & Green -40° to 85°C, VQFP 44 |
| AT251G2Dxxx-SLSTM  | 32K MaskROM | 24 MHz, Automotive & Green -40° to 85°C, PLCC 44 |