



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	C251
Core Size	8/16-Bit
Speed	24MHz
Connectivity	EBI/EMI, I ² C, Microwire, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	-
Package / Case	-
Supplier Device Package	44-CDIL
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/tsc87251g2d-24ij

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong









Table 4. Serial I/O Port SFRs

Mnemonic	Name
SCON	Serial Control
SBUF	Serial Data Buffer
SADEN	Slave Address Mask

Table 5. SSLC SFRs

Mnemonic	Name
SSCON	Synchronous Serial control
SSDAT	Synchronous Serial Data
SSCS	Synchronous Serial Control and Status

Mnemonic	Name
SADDR	Slave Address
BRL	Baud Rate Reload
BDRCON	Baud Rate Control

Mnemonic	Name
SSADR	Synchronous Serial Address
SSBR	Synchronous Serial Bit Rate

Table 6. Event Waveform Control SFRs

Mnemonic	Name
CCON	EWC-PCA Timer/Counter Control
CMOD	EWC-PCA Timer/Counter Mode
CL	EWC-PCA Timer/Counter Low Register
СН	EWC-PCA Timer/Counter High Register
CCAPM0	EWC-PCA Timer/Counter Mode 0
CCAPM1	EWC-PCA Timer/Counter Mode 1
CCAPM2	EWC-PCA Timer/Counter Mode 2
CCAPM3	EWC-PCA Timer/Counter Mode 3
CCAPM4	EWC-PCA Timer/Counter Mode 4

Mnemonic	Name
CCAP0L	EWC-PCA Compare Capture Module 0 Low Register
CCAP1L	EWC-PCA Compare Capture Module 1 Low Register
CCAP2L	EWC-PCA Compare Capture Module 2 Low Register
CCAP3L	EWC-PCA Compare Capture Module 3 Low Register
CCAP4L	EWC-PCA Compare Capture Module 4 Low Register
CCAP0H	EWC-PCA Compare Capture Module 0 High Register
CCAP1H	EWC-PCA Compare Capture Module 1 High Register
CCAP2H	EWC-PCA Compare Capture Module 2 High Register
ССАРЗН	EWC-PCA Compare Capture Module 3 High Register
CCAP4H	EWC-PCA Compare Capture Module 4 High Register

Table 12. Configuration Byte 1UCONFIG1

7	6	5	4	3	2	1	0
CSIZE	-	-	INTR	WSB	WSB1#	WSB0#	EMAP#
Bit Number	Bit Mnem	ionic I	Description				
7	CSIZE TSC87251G2D		On-Chip Code Memory Size bit ⁽¹⁾ Clear to select 16 KB of on-chip code memory (TSC87251G1D product). Set to select 32 KB of on-chip code memory (TSC87251G2D product).				
	TSC8025 TSC8325	1G2D F 1G2D \$	Reserved Set this bit when	writing to UCC	ONFIG1.		
6	-	F	Reserved Set this bit when writing to UCONFIG1.				
5	-	F	Reserved Set this bit when writing to UCONFIG1.				
4	INTF	۲ ۲ ۲ ۲	Interrupt Mode bit ⁽²⁾ Clear so that the interrupts push two bytes onto the stack (the two lower bytes of the PC register). Set so that the interrupts push four bytes onto the stack (the three bytes of the PC register and the PSW1 register).			he two lower e three bytes	
3	WSE	3	Wait State B bit ⁽³⁾ Clear to generate one wait state for memory region 01:. Set for no wait states for memory region 01:.				
2	WSB	1# \	Vait State B bits	5			
1	WSB)# () }	Select the number external memory <u>VSB1#</u> <u>WSB0</u> 0 0 1 0 1 1	er of wait state accesses (on <u># Number (</u> 3 2 1 0	s for RD#, WF ly region 01:). of Wait States	≺# anα PSEN	# signals for
0	EMAF	2# F 5 F	Dn-Chip Code N Clear to map the FF:7FFFh) to the Set not to map the FF:7FFFh) to the	lemory Map t upper 16 KB (data space (a le upper 16 KE data space.	bit of on-chip cod it 00:C000h-0 3 of on-chip co	e memory (at 0:FFFFh). ode memory (a	FF:4000h- at FF:4000h-

Notes: 1. The CSIZE is only available on EPROM/OTPROM products.

2. Two or four bytes are transparently popped according to INTR when using the RETI instruction. INTR must be set if interrupts are used with code executing outside region FF:.

3. Use only for Step A compatibility; set this bit when WSB1:0# are used.



Instruction Set Summary

This section contains tables that summarize the instruction set. For each instruction there is a short description, its length in bytes, and its execution time in states (one state time is equal to two system clock cycles). There are two concurrent processes limiting the effective instruction throughput:

- Instruction Fetch
- Instruction Execution

Table 20 to Table 32 assume code executing from on-chip memory, then the CPU is fetching 16-bit at a time and this is never limiting the execution speed.

If the code is fetched from external memory, a pre-fetch queue will store instructions ahead of execution to optimize the memory bandwidth usage when slower instructions are executed. However, the effective speed may be limited depending on the average size of instructions (for the considered section of the program flow). The maximum average instruction throughput is provided by Table 14 depending on the external memory configuration (from Page Mode to Non-Page Mode and the maximum number of wait states). If the average size of instructions is not an integer, the maximum effective throughput is found by pondering the number of states for the neighbor integer values.

Average size		Non-page Mode (states)					
of Instructions (bytes)	Page Mode (states)	0 Wait State	1 Wait State	2 Wait States	3 Wait States	4 Wait States	
1	1	2	3	4	5	6	
2	2	4	6	8	10	12	
3	3	6	9	12	15	18	
4	4	8	12	16	20	24	
5	5	10	15	20	25	30	

 Table 14.
 Minimum Number of States per Instruction for given Average Sizes

If the average execution time of the considered instructions is larger than the number of states given by Table 14, this larger value will prevail as the limiting factor. Otherwise, the value from Table 14 must be taken. This is providing a fair estimation of the execution speed but only the actual code execution can provide the final value.

Table 15 to Table 19 provide notation for Instruction Operands.

Notation for Instruction Operands

.

Table 15. Notation for Direct Addressing

Direct Address	Description	C251	C51
dir8	A direct 8-bit address. This can be a memory address (00h-7Fh) or a SFR address (80h-FFh). It is a byte (default), word or double word depending on the other operand.	3	3
dir16	A 16-bit memory address (00:0000h-00:FFFFh) used in direct addressing.	3	_



Register	Description	C251	C51
at Ri	A memory location (00h-FFh) addressed indirectly via byte registers R0 or R1	-	3
Rn n	Byte register R0-R7 of the currently selected register bank Byte register index: n = 0-7	-	3
Rm Rmd Rms m, md, ms	Byte register R0-R15 of the currently selected register file Destination register Source register Byte register index: m, md, ms = 0-15	3	-
WRj WRjd WRjs at WRj at WRj +dis16 j, jd, js	Word register WR0, WR2,, WR30 of the currently selected register file Destination register Source register A memory location (00:0000h-00:FFFFh) addressed indirectly through word register WR0-WR30, is the target address for jump instructions. A memory location (00:0000h-00:FFFFh) addressed indirectly through word register (WR0-WR30) + 16-bit signed (two's complement) displacement value Word register index: j, jd, js = 0-30	3	-
DRk DRkd DRks at DRk at DRk +dis16 k, kd, ks	Dword register DR0, DR4,, DR28, DR56, DR60 of the currently selected register file Destination register Source register A memory location (00:0000h-FF:FFFFh) addressed indirectly through dword register DR0-DR28, DR56 and DR60, is the target address for jump instruction A memory location (00:0000h-FF:FFFFh) addressed indirectly through dword register (DR0-DR28, DR56, DR60) + 16-bit (two's complement) signed displacement value Dword register index: k, kd, ks = 0, 4, 8, 28, 56, 60	3	_

Table 19. Notation for Register Operands



Table 30.	Summary	of Conditional Jump Instru	ctions (2/2)
-----------	---------	----------------------------	--------------

Jump if bitJB <src>, rel(PC) \leftarrow (PC) + size (instr); IF [src opnd = 1] THEN (PC) \leftarrow (PC) + rel</src>
Jump if not bitJNB <src>, rel(PC) \leftarrow (PC) + size (instr); IF [src opnd = 0] THEN (PC) \leftarrow (PC) + rel</src>
Jump if bit and clearJBC <dest>, rel(PC) \leftarrow (PC) + size (instr); IF [dest opnd = 1] THEN dest opnd \leftarrow 0 (PC) \leftarrow (PC) + rel</dest>
Jump if accumulator is zeroJZ rel(PC) \leftarrow (PC) + size (instr); IF [(A) = 0] THEN (PC) \leftarrow (PC) + rel
Jump if accumulator is not zeroJNZ rel(PC) \leftarrow (PC) + size (instr)

IF [(A) \neq 0] THEN (PC) \leftarrow (PC) + rel

Compare and jump if not equalCJNE <src1>, <src2>, rel(PC) \leftarrow (PC) + size (instr);

IF [src opnd1 < src opnd2] THEN (CY) \leftarrow 1

IF [src opnd1 \geq src opnd2] THEN (CY) \leftarrow 0 IF [src opnd1 \neq src opnd2] THEN (PC) \leftarrow (PC) + rel

Decrement and jump if not zeroDJNZ <dest>, rel(PC) \leftarrow (PC) + size (instr); dest opnd \leftarrow dest opnd -1; IF $[\phi(Z)]$ THEN (PC) \leftarrow (PC) + rel

			Binary	Mode ⁽²⁾	Source Mode ⁽²⁾	
Mnemonic	<dest>, <src>⁽¹⁾</src></dest>	Comments	Bytes	States	Bytes	States
	bit51, rel	Jump if direct bit is set	3	2/5 ⁽³⁾⁽⁶⁾	3	2/5 ⁽³⁾⁽⁶⁾
JB	bit, rel	Jump if direct bit of 8-bit address location is set	5	4/7 ⁽³⁾⁽⁶⁾	4	3/6 ⁽³⁾⁽⁶⁾
	bit51, rel	Jump if direct bit is not set	3	2/5 ⁽³⁾⁽⁶⁾	3	2/5 ⁽³⁾⁽⁶⁾
JNB	bit, rel	Jump if direct bit of 8-bit address location is not set	5	4/7 ⁽³⁾⁽⁶⁾	4	3/6 ⁽³⁾
	bit51, rel	Jump if direct bit is set & clear bit	3	4/7 ⁽⁵⁾⁽⁶⁾	3	4/7 ⁽⁵⁾⁽⁶⁾
JBC	bit, rel	Jump if direct bit of 8-bit address location is set and clear	5	7/10 ⁽⁵⁾⁽ 6)	4	6/9 ⁽⁵⁾⁽⁶⁾
JZ	rel	Jump if ACC is zero	2	2/5 ⁽⁶⁾	2	2/5 ⁽⁶⁾
JNZ	rel	Jump if ACC is not zero	2	2/5 ⁽⁶⁾	2	2/5 ⁽⁶⁾
	A, dir8, rel	Compare direct address to ACC and jump if not equal	3	2/5 ⁽³⁾⁽⁶⁾	3	2/5 ⁽³⁾⁽⁶⁾
	A, #data, rel	Compare immediate to ACC and jump if not equal	3	2/5 ⁽⁶⁾	3	2/5 ⁽⁶⁾
CJNE	Rn, #data, rel	Compare immediate to register and jump if not equal	3	2/5 ⁽⁶⁾	4	3/6 ⁽⁶⁾
	at Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	3/6 ⁽⁶⁾	4	4/7 ⁽⁶⁾
	Rn, rel	Decrement register and jump if not zero	2	2/5 ⁽⁶⁾	3	3/6 ⁽⁶⁾
DUNZ	dir8, rel	Decrement direct address and jump if not zero	3	3/6 ⁽⁴⁾⁽⁶⁾	3	3/6 ⁽⁴⁾⁽⁶⁾

1. A shaded cell denotes an instruction in the C51 Architecture. Notes:

2. States are given as jump not-taken/taken.

- 3. If this instruction addresses an I/O Port (Px, x = 0-3), add 1 to the number of states. Add 2 if it addresses a Peripheral SFR.
- 4. If this instruction addresses an I/O Port (Px, x = 0-3), add 2 to the number of states.



Table 32.	Summar	of Call and	Return	Instructions
-----------	--------	-------------	--------	--------------

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		ACALL <src></src>	$(PC) \leftarrow (PC) + 2$ push $(PC)_{45}$					
Extended callECALL <src>(PC) \leftarrow (PC) + size (instr); push (PC)_{23.0}; (PC)_{23.0} \leftarrow src opnd Long callLCALL <src>(PC) \leftarrow (PC) + size (instr); push (PC)_{15.0}; (PC)_{15.0} \leftarrow src opnd Return from subroutineERETpop (PC)_{15.0} Extended return from subroutineERETpop (PC)_{23.0}; Return from interruptRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 1] THEN pop (PC)_{23.0}; pop (PSW1) Trap interruptTRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 1] THEN push (PC)_{15.0} IF [INTR = 1] THEN push (PC)_{15.0} IF [INTR = 1] THEN push (PSW1); push (PC)_{23.0} $\frac{\text{dests}}{\text{sccs}^{(1)}} \frac{\text{comments}}{\text{comments}} \frac{\text{Binary Mode}}{\text{Bytes}} \frac{\text{Source Mode}}{\text{Bytes}} \frac{\text{States}}{\text{2} g^{(2)(3)}} 2 g^{(2)(3)}$ ECALL addr11 Absolute subroutine call 2 $g^{(2)(3)}$ 2 $g^{(2)(3)}$ ECALL $\frac{\text{at DRk}}{\text{addr24}} \frac{\text{Extended subroutine call}}{\text{addr24}} \frac{5}{\text{14}^{(2)(3)}} \frac{114^{(2)(3)}}{2} 2 g^{(2)(3)}} 2 g^{(2)(3)}$ ECALL $\frac{\text{at WRj}}{\text{addr16}} \text{ Long subroutine call} \frac{3}{3} g^{(2)(3)} \frac{3}{3} g^{(2)(3)}} \frac{9^{(2)(3)}}{2} 2 g^{(2)(3)}}$ RET Return from subroutine call 3 $g^{(2)(3)} \frac{3}{3} g^{(2)(3)}} \frac{9^{(2)(3)}}{3} \frac{3}{3} g^{(2)(3)}}$ RET Return from subroutine return 3 $g^{(2)} 2 8^{(2)}$ RET Return from interrupt 1 $7^{(2)} \frac{1}{1} 7^{(2)} \frac{7^{(2)}}{1} \frac{1}{3} \frac{7^{(2)}}{1} \frac{1}{3}$</src></src>	(PC) _{10:0}	\leftarrow src opnd	(i c) (i c) · 2, public (i c) _{15:0} ,					
$(PC)_{230} \leftarrow \text{ src opnd}$ $Long callLCALL < \text{src>}(PC) \leftarrow (PC) + \text{size (instr); push (PC)}_{15.0};$ $(PC)_{15.0} \leftarrow \text{src opnd}$ Return from subroutineRETpop (PC)_{15.0} Extended return from subroutineRETpop (PC)_{23.0} Return from interruptRETIIF [INTR = 0] THEN pop (PC)_{15.0} IF [INTR = 1] THEN pop (PC)_{23.0}; pop (PSW1) Trap interruptTRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 0] THEN push (PC)_{15.0} IF [INTR = 1] THEN push (PC)_{15.0} IF [INTR = 1] THEN push (PSW1); push (PC)_{23.0} $\frac{\text{cdest>,}}{\text{csrc>}^{(1)}} \frac{\text{comments}}{\text{Comments}} \frac{\text{Binary Mode}}{\text{Bytes}} \frac{\text{Source Mode}}{\text{Bytes}}$ $\frac{\text{ACALL}}{\text{addr11}} \text{Absolute subroutine call} \qquad 2 9^{(2)(3)} 2 9^{(2)(3)}$ $\frac{\text{cALL}}{\text{addr24}} \text{Extended subroutine call} 5 14^{(2)(3)} 4 13^{(2)(3)}$ $\frac{\text{cALL}}{\text{addr24}} \text{Extended subroutine call} 5 14^{(2)(3)} 2 9^{(2)(3)}$ $\frac{\text{cALL}}{\text{addr16} \text{Long subroutine call}} 3 9^{(2)(3)} 3 9^{(2)(3)}$ $\frac{\text{RET}}{\text{RET}} \text{Return from subroutine call} 1 7^{(2)} 1 7^{(2)}$ $\frac{\text{RET}}{\text{RET}} \text{Extended subroutine return} 3 9^{(2)} 2 8^{(2)}$ $\frac{\text{RET}}{\text{RET}} \text{Return from interrupt} 1 7^{(2)(4)} 1 7^{(2)(4)}$ $\frac{\text{RET}}{\text{RET}} \text{Return from interrupt} 2 12^{(4)} 1 11^{(4)}$	Extended cal	IECALL <src></src>	$(PC) \leftarrow (PC) + size (instr); push (PC)_2$	3:0;				
Long callLCALL <src>(PC) \leftarrow (PC) + size (instr); push (PC)_{15:0}; (PC)_{15:0} \leftarrow src opnd Return from subroutineRETpop (PC)_{15:0} Extended return from subroutineRETpop (PC)_{23:0} Return from interruptRETIIF [INTR = 0] THEN pop (PC)_{15:0} IF [INTR = 1] THEN pop (PC)_{23:0}; pop (PSW1) Trap interruptTRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 1] THEN push (PC)_{15:0} IF [INTR = 1] THEN push (PC)_{23:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{23:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (P(3)) IF [INTR = 1] THEN push (PC)_{15:0} I = 2 (</src>	(PC) _{23:0}	$\leftarrow src opnd$		0.0				
$(PC)_{15:0} \leftarrow \text{ src opnd}$ Return from subroutineRETpop (PC)_{15:0} Extended return from subroutineRETpop (PC)_{23:0} Return from interruptRETIIF [INTR = 0] THEN pop (PC)_{15:0} IF [INTR = 1] THEN pop (PC)_{23:0} pop (PSW1) Trap interruptRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 0] THEN push (PC)_{15:0} IF [INTR = 1] THEN push (PC)_{15:0} RET at the extended subroutine call (indirect) and the push (PC)_{13:0} and t	Long callLCA	LL <src>(PC</src>) \leftarrow (PC) + size (instr); push (PC) _{15:0} ;					
Return from subroutineRETpop (PC)15:0Extended return from interruptRETIIF [INTR = 0] THEN pop (PC)15:0IF [INTR = 1] THEN pop (PC)23:0: pop (PSW1)Trap interruptTRAP(PC) \leftarrow (PC) + size (instr);IF [INTR = 0] THEN push (PC)15:0IF [INTR = 1] THEN push (PC)23:0Mnemonic ACALLaddr11Absolute subroutine call222ECALLat DRkExtended subroutine call (indirect)310(2)(3)2221122344444444444544444444444444 <td>(PC)_{15:0}</td> <td>\leftarrow src opnd</td> <td></td> <td></td> <td></td> <td></td> <td></td>	(PC) _{15:0}	\leftarrow src opnd						
Extended return from subroutineERETpop (PC) _{23:0} Return from interruptRETIIF [INTR = 0] THEN pop (PC) _{15:0} IF [INTR = 1] THEN pop (PC) _{23:0} ; pop (PSW1) Trap interruptTRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 0] THEN push (PC) _{15:0} IF [INTR = 1] THEN push (PC) _{15:0} IF [INTR = 1] THEN push (PSW1); push (PC) _{23:0} Mnemonic $\frac{\langle \text{dest} \rangle}{\langle \text{src} \rangle^{(1)}}$ Comments $ $	Return from s	subroutineRE	Tpop (PC) _{15:0}					
Return from interruptRE IIIF [INTR = 0] THEN pop (PC)15:0 IF [INTR = 1] THEN pop (PC)23:0; pop (PSW1) Trap interruptTRAP(PC) (- (PC) + size (instr); IF [INTR = 0] THEN push (PC)15:0 IF [INTR = 1] THEN push (PSW1); push (PC)23:0Binary ModeSource ModeMnemonic , <src>(-1)CommentsBinary ModeSource ModeMnemonicaddr11Absolute subroutine call2$9^{(2)(3)}$2$9^{(2)(3)}$ECALLaddr11Absolute subroutine call (indirect)3$14^{(2)(3)}$2$13^{(2)(3)}$ECALLat DRkExtended subroutine call (indirect)3$14^{(2)(3)}$2$9^{(2)(3)}$LCALLat WRjLong subroutine call (indirect)3$10^{(2)(3)}$2$9^{(2)(3)}$RETReturn from subroutine call3$9^{(2)(3)}$3$9^{(2)(3)}$RETReturn from subroutine return3$9^{(2)}$2$8^{(2)}$RETExtended subroutine return3$9^{(2)}$2$8^{(2)}$RETReturn from interrupt1$7^{(2)(4)}$1$7^{(2)(4)}$RETJump to the trap interrupt vector2$12^{(4)}$1$11^{(4)}$</src>	Extended retu	urn from subr	outineERETpop (PC) _{23:0}					
In [INTR = 0] THEN pop (FOURT)Trap interruptTRAP(PC) \leftarrow (PC) + size (instr); IF [INTR = 0] THEN push (PC)15:0 IF [INTR = 1] THEN push (PSW1); push (PC)23:0Mnemonic $< < dest >, < src >^{(1)}$ CommentsBinary ModeSource ModeMnemonicaddr11Absolute subroutine call2 $9^{(2)(3)}$ 2 $9^{(2)(3)}$ ACALLaddr11Absolute subroutine call (indirect)3 $14^{(2)(3)}$ 2 $13^{(2)(3)}$ ECALLaddr24Extended subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ LCALLat WRjLong subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16Long subroutine call3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RETReturn from subroutine call3 $9^{(2)}$ 2 $8^{(2)}$ RETReturn from interrupt1 $7^{(2)}$ 1 $7^{(2)}$ RETLine Return from interrupt1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ RAPJump to the trap interrupt vector2 $12^{(4)}$ 1 $11^{(4)}$	Return from I	nterruptRET	$P(PC)_{15:0} = 0 P(PC)_{15:0}$					
IF [INTR = 0] THEN push (PC)15:0 IF [INTR = 1] THEN push (PSW1); push (PC)23:0Mnemonic <src>'(1)CommentsBinary ModeSource ModeACALLaddr11Absolute subroutine call2$9^{(2)(3)}$2$9^{(2)(3)}$ECALLaddr24Extended subroutine call (indirect)3$14^{(2)(3)}$2$13^{(2)(3)}$ECALLaddr24Extended subroutine call (indirect)3$14^{(2)(3)}$2$13^{(2)(3)}$LCALLat WRjLong subroutine call (indirect)3$10^{(2)(3)}$2$9^{(2)(3)}$addr16Long subroutine call3$9^{(2)(3)}$3$9^{(2)(3)}$RETReturn from subroutine call1$7^{(2)}$1$7^{(2)}$ERETExtended subroutine return3$9^{(2)}$2$8^{(2)}$RETImage: Return from interrupt1$7^{(2)(4)}$1$7^{(2)(4)}$RAPJump to the trap interrupt vector2$12^{(4)}$1$11^{(4)}$</src>	Tran interrunt	TRAP(PC) ←	-(PC) + size (instr)					
IF [INTR = 1] THEN push (PSW1); push (PC)_{23:0Mnemonic strestriction.com Binary ModeSource ModeMnemonic strestriction.com Binary ModeSource ModeMnemonicaddr11Absolute subroutine call2 $9^{(2)(3)}$ 2 $9^{(2)(3)}$ ACALLaddr11Absolute subroutine call2 $9^{(2)(3)}$ 2 $9^{(2)(3)}$ ECALLat DRkExtended subroutine call (indirect)3 $14^{(2)(3)}$ 2 $13^{(2)(3)}$ addr24Extended subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ LCALLat WRjLong subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16Long subroutine call3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ 2 $8^{(2)(3)}$ RETReturn from subroutine call3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ 2 $8^{(2)(3)}$ RETReturn from subroutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETLong burboutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETLong burboutine return3 $9^{(2)}$ 1 $7^{(2)(4)}$ RETLong burboutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETLong burboutine return3 $9^{(2)}$ 1 $7^{(2)(4)}$ RETLong burboutine return3 $9^{(2)}$ 1 $7^{(2)(4)}$ RETReturn from interrupt <th< td=""><td>IF [INTR</td><td>R = 0] THEN p</td><td>$(PC)_{150}$</td><td></td><td></td><td></td><td></td></th<>	IF [INTR	R = 0] THEN p	$(PC)_{150}$					
Mnemonic <dest>, <src>^(1)CommentsBinary ModeSource ModeACALLaddr11Absolute subroutine call2$9^{(2)(3)}$2$9^{(2)(3)}$ACALLaddr11Absolute subroutine call (indirect)3$14^{(2)(3)}$2$9^{(2)(3)}$ECALLat DRkExtended subroutine call (indirect)3$14^{(2)(3)}$2$13^{(2)(3)}$addr24Extended subroutine call (indirect)5$14^{(2)(3)}$4$13^{(2)(3)}$LCALLat WRjLong subroutine call (indirect)3$10^{(2)(3)}$2$9^{(2)(3)}$addr16Long subroutine call3$9^{(2)(3)}$3$9^{(2)(3)}$RETReturn from subroutine1$7^{(2)}$1$7^{(2)}$ERETExtended subroutine return3$9^{(2)}$2$8^{(2)}$RETIReturn from interrupt1$7^{(2)(4)}$1$7^{(2)(4)}$TRAPJump to the trap interrupt vector2$12^{(4)}$1$11^{(4)}$</src></dest>	IF [INTR	R = 1] THEN p	bush (PSW1); push (PC) $_{23:0}$					
MnemonicCommentsBytesStatesBytesStatesACALLaddr11Absolute subroutine call2 $9^{(2)(3)}$ 2 $9^{(2)(3)}$ ACALLaddr11Absolute subroutine call2 $9^{(2)(3)}$ 2 $9^{(2)(3)}$ ECALLat DRkExtended subroutine call (indirect)3 $14^{(2)(3)}$ 2 $13^{(2)(3)}$ addr24Extended subroutine call5 $14^{(2)(3)}$ 4 $13^{(2)(3)}$ LCALLat WRjLong subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16Long subroutine call3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RETReturn from subroutine1 $7^{(2)}$ 1 $7^{(2)}$ ERETExtended subroutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETIReturn from interrupt1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAPJump to the trap interrupt vector2 $12^{(4)}$ 1 $11^{(4)}$		-doot-		Binary	Mode	Source	ce Mode	
ACALLaddr11Absolute subroutine call2 $9^{(2)(3)}$ 2 $9^{(2)(3)}$ ECALLat DRkExtended subroutine call (indirect)3 $14^{(2)(3)}$ 2 $13^{(2)(3)}$ addr24Extended subroutine call5 $14^{(2)(3)}$ 4 $13^{(2)(3)}$ LCALLat WRjLong subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16Long subroutine call3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RETReturn from subroutine1 $7^{(2)}$ 1 $7^{(2)}$ ERETExtended subroutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETIReturn from interrupt1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAPJump to the trap interrupt vector2 $12^{(4)}$ 1 $11^{(4)}$	Mnemonic	<src>⁽¹⁾</src>	Comments	Bytes	States	Bytes	States	
at DRk Extended subroutine call (indirect) 3 $14^{(2)(3)}$ 2 $13^{(2)(3)}$ addr24 Extended subroutine call 5 $14^{(2)(3)}$ 4 $13^{(2)(3)}$ LCALL at WRj Long subroutine call (indirect) 3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16 Long subroutine call 3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RET Return from subroutine 1 $7^{(2)}$ 1 $7^{(2)}$ ERET Extended subroutine return 3 $9^{(2)}$ 2 $8^{(2)}$ RETI Return from interrupt 1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ RAP Jump to the trap interrupt vector 2 $12^{(4)}$ 1 $11^{(4)}$	ACALI			<u> </u>	- (2)(2)	0	o ⁽²⁾⁽³⁾	
ECALL addr24 Extended subroutine call 5 $14^{(2)(3)}$ 4 $13^{(2)(3)}$ LCALL at WRj Long subroutine call (indirect) 3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16 Long subroutine call 3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RET Return from subroutine 1 $7^{(2)}$ 1 $7^{(2)}$ ERET Extended subroutine return 3 $9^{(2)}$ 2 $8^{(2)}$ RETI Return from interrupt 1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAP Jump to the trap interrupt vector 2 $12^{(4)}$ 1 $11^{(4)}$	/ IO/ IEE	addr11	Absolute subroutine call	2	9(2)(3)	2	9	
LCALLat WRjLong subroutine call (indirect)3 $10^{(2)(3)}$ 2 $9^{(2)(3)}$ addr16Long subroutine call3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RETReturn from subroutine1 $7^{(2)}$ 1 $7^{(2)}$ ERETExtended subroutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETIReturn from interrupt1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAPJump to the trap interrupt vector2 $12^{(4)}$ 1 $11^{(4)}$		addr11 at DRk	Extended subroutine call (indirect)	3	9 ⁽²⁾⁽³⁾ 14 ⁽²⁾⁽³⁾	2	13 ⁽²⁾⁽³⁾	
addr16 Long subroutine call 3 $9^{(2)(3)}$ 3 $9^{(2)(3)}$ RET Return from subroutine 1 $7^{(2)}$ 1 $7^{(2)}$ ERET Extended subroutine return 3 $9^{(2)(3)}$ 2 $8^{(2)}$ RETI Return from interrupt 1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ RETI Return from interrupt vector 2 $12^{(4)}$ 1 $11^{(4)}$	ECALL	addr11 at DRk addr24	Extended subroutine call (indirect) Extended subroutine call	2 3 5	9 ⁽²⁾⁽³⁾ 14 ⁽²⁾⁽³⁾ 14 ⁽²⁾⁽³⁾	2 2 4	13 ⁽²⁾⁽³⁾ 13 ⁽²⁾⁽³⁾	
RET Return from subroutine 1 $7^{(2)}$ 1 $7^{(2)}$ ERET Extended subroutine return 3 $9^{(2)}$ 2 $8^{(2)}$ RETI Return from interrupt 1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAP Jump to the trap interrupt vector 2 $12^{(4)}$ 1 $11^{(4)}$	ECALL	addr11 at DRk addr24 at WRj	Extended subroutine call (indirect) Extended subroutine call (indirect) Long subroutine call (indirect)	2 3 5 3	$ \begin{array}{c} g^{(2)(3)} \\ 14^{(2)(3)} \\ 14^{(2)(3)} \\ 10^{(2)(3)} \end{array} $	2 2 4 2	$ \begin{array}{c} 9^{(2)(3)} \\ 13^{(2)(3)} \\ 9^{(2)(3)} \end{array} $	
ERETExtended subroutine return3 $9^{(2)}$ 2 $8^{(2)}$ RETIReturn from interrupt1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAPJump to the trap interrupt vector2 $12^{(4)}$ 1 $11^{(4)}$	ECALL	addr11 at DRk addr24 at WRj addr16	Absolute subroutine call Extended subroutine call (indirect) Extended subroutine call Long subroutine call (indirect) Long subroutine call	2 3 5 3 3	$9^{(2)(3)}$ $14^{(2)(3)}$ $14^{(2)(3)}$ $10^{(2)(3)}$ $9^{(2)(3)}$	2 2 4 2 3	$\begin{array}{c} 9^{(2)(3)} \\ 13^{(2)(3)} \\ 9^{(2)(3)} \\ 9^{(2)(3)} \end{array}$	
RETI Return from interrupt 1 $7^{(2)(4)}$ 1 $7^{(2)(4)}$ TRAP Jump to the trap interrupt vector 2 $12^{(4)}$ 1 $11^{(4)}$	ECALL LCALL RET	addr11 at DRk addr24 at WRj addr16	Absolute subroutine call Extended subroutine call (indirect) Extended subroutine call Long subroutine call (indirect) Long subroutine call Return from subroutine	2 3 5 3 3 1	$\begin{array}{c} g^{(2)(3)} \\ 14^{(2)(3)} \\ 14^{(2)(3)} \\ 10^{(2)(3)} \\ g^{(2)(3)} \\ 7^{(2)} \end{array}$	2 2 4 2 3 1	$ \begin{array}{c} 9^{(2)}(3) \\ 13^{(2)}(3) \\ 9^{(2)}(3) \\ 9^{(2)}(3) \\ 7^{(2)} \end{array} $	
TRAP Jump to the trap interrupt vector 2 12 ⁽⁴⁾ 1 11 ⁽⁴⁾	ECALL LCALL RET ERET	addr11 at DRk addr24 at WRj addr16	Absolute subroutine call Extended subroutine call (indirect) Extended subroutine call Long subroutine call (indirect) Long subroutine call Return from subroutine Extended subroutine return	2 3 5 3 3 1 3	$\begin{array}{c} g^{(2)(3)} \\ 14^{(2)(3)} \\ 14^{(2)(3)} \\ 10^{(2)(3)} \\ g^{(2)(3)} \\ 7^{(2)} \\ g^{(2)} \end{array}$	2 2 4 2 3 1 2	$\begin{array}{c} 9^{(2)} \\ 13^{(2)(3)} \\ 9^{(2)(3)} \\ 9^{(2)(3)} \\ 7^{(2)} \\ 8^{(2)} \end{array}$	
	ECALL LCALL RET ERET RETI	addr11 at DRk addr24 at WRj addr16	Absolute subroutine call Extended subroutine call (indirect) Extended subroutine call Long subroutine call (indirect) Long subroutine call Return from subroutine Extended subroutine return Return from interrupt	2 3 5 3 3 1 3 1 1	$\begin{array}{c} g^{(2)(3)} \\ 14^{(2)(3)} \\ 14^{(2)(3)} \\ 10^{(2)(3)} \\ g^{(2)(3)} \\ 7^{(2)} \\ g^{(2)} \\ 7^{(2)(4)} \end{array}$	2 2 4 2 3 1 2 1	$\begin{array}{c} 9^{(2)}(3) \\ 13^{(2)(3)} \\ 9^{(2)(3)} \\ 9^{(2)(3)} \\ 7^{(2)} \\ 8^{(2)} \\ 7^{(2)(4)} \end{array}$	

Notes: 1. A shaded cell denotes an instruction in the C51 Architecture.

2. In internal execution only, add 1 to the number of states if the destination/return address is internal and odd.

- 3. Add 2 to the number of states if the destination address is external.
- 4. Add 5 to the number of states if INTR = 1.





Programming and Verifying Non-volatile Memory

Internal Features

The internal non-volatile memory of the TSC80251G2D derivatives contains five different areas:

- Code Memory
- Configuration Bytes
- Lock Bits
- Encryption Array
- Signature Bytes

EPROM/OTPROM Devices All the internal non-volatile memory but the Signature Bytes of the TSC87251G2D products are made of EPROM cells. The Signature Bytes of the TSC87251G2D products are made of Mask ROM.

The TSC87251G2D products are programmed and verified in the same manner as Atmel's TSC87251G1A, using a SINGLE-PULSE algorithm, which programs at V_{PP} = 12.75V using only one 100µs pulse per byte. This results in a programming time of less than 10 seconds for the 32 kilobytes on-chip code memory.

The EPROM of the TSC87251G2D products in Window package is erasable by Ultra-Violet radiation⁽¹⁾ (UV). UV erasure set all the EPROM memory cells to one and allows reprogramming. The quartz window must be covered with an opaque label⁽²⁾ when the device is in operation. This is not so much to protect the EPROM array from inadvertent erasure, as to protect the RAM and other on-chip logic. Allowing light to impinge on the silicon die during device operation may cause a logical malfunction.

The TSC87251G2D products in plastic packages are One Time Programmable (OTP). An EPROM cell cannot be reset by UV once programmed to zero.

- Notes: 1. The recommended erasure procedure is exposure to ultra-violet light (at 2537 Å) to an integrated dose of at least 20 W-sec/cm². Exposing the EPROM to an ultra-violet lamp of 12000 μW/cm² rating for 30 minutes should be sufficient.
 - 2. Erasure of the EPROM begins to occur when the chip is exposed to light wavelength shorter than 4000 Å. Since sunlight and fluorescent light have wavelength in this range, exposure to these light sources over an extended time (1 week in sunlight or 3 years in room-level fluorescent lighting) could cause inadvertent erasure.
- Mask ROM DevicesAll the internal non-volatile memory of TSC83251G2D products is made of Mask ROM
cells. They can only be verified by the user, using the same algorithm as the
EPROM/OTPROM devices.

ROMIess DevicesThe TSC80251G2D products do not include on-chip Configuration Bytes, Code Memory
and Encryption Array. They only include Signature Bytes made of Mask ROM cells
which can be read using the same algorithm as the EPROM/OTPROM devices.

- **Security Features** In some microcontroller applications, it is desirable that the user's program code be secured from unauthorized access. The TSC83251G2D and TSC87251G2D offer two kinds of protection for program code stored in the on-chip array:
 - Program code in the on-chip Code Memory is encrypted when read out for verification if the Encryption Array isprogrammed.
 - A three-level lock bit system restricts external access to the on-chip code memory.

40 AT/TSC8x251G2D

Lock Bit System

The TSC87251G2D products implement 3 levels of security for User's program as described in Table 33. The TSC83251G2D products implement only the first level of security.

Level 0 is the level of an erased part and does not enable any security features.

Level 1 locks the programming of the User's internal Code Memory, the Configuration Bytes and the Encryption Array.

Level 2 locks the verifying of the User's internal Code Memory. It is always possible to verify the Configuration Bytes and the Lock Bits. It is not possible to verify the Encryption Array.

Level 3 locks the external execution.

Level	Lock bits LB[2:0]	Internal Execution	External Execution	Verification	Programming	External PROM read (MOVC)
0	000	Enable	Enable	Enable ⁽¹⁾	Enable	Enable ⁽²⁾
1	001	Enable	Enable	Enable ⁽¹⁾	Disable	Disable
2	01x ⁽³⁾	Enable	Enable	Disable	Disable	Disable
3	1xx ⁽³⁾	Enable	Disable	Disable	Disable	Disable

Table 33. Lock Bits Programming

Notes: 1. Returns encrypted data if Encryption Array is programmed.

2. Returns non encrypted data.

3. x means don't care. Level 2 always enables level 1, and level 3 always enables levels 1 and 2.

The security level may be verified according to Table 34.

Table 34. Lock Bits Verifying

Level	Lock bits Data ⁽¹⁾
0	xxxxx000
1	xxxxx001
2	xxxxx01x
3	xxxxx1xx

Note: 1. x means don't care.

Encryption Array

The TSC83251G2D and TSC87251G2D products include a 128-byte Encryption Array located in non-volatile memory outside the memory address space. During verification of the on-chip code memory, the seven low-order address bits also address the Encryption Array. As the byte of the code memory is read, it is exclusive-NOR'ed (XNOR) with the key byte from the Encryption Array. If the Encryption Array is not programmed (still all 1s), the user program code is placed on the data bus in its original, unencrypted form. If the Encryption Array is programmed with key bytes, the user program code is encrypted and cannot be used without knowledge of the key byte sequence.





- Then device is driving the data on Port 2.
- It is possible to alternate programming and verification operation (see Paragraph Programming Algorithm). Please make sure the voltage on the EA# pin has actually been lowered to V_{DD} before performing the verifying operation.
- PSEN# and the other control signals have to be released to complete a sequence of verifying operations or a sequence of programming and verifying operations.

ROM Area ⁽¹⁾	RST	EA#/VPP	PSEN#	ALE/PROG#	P0	P2	P1(MSB) P3(LSB)
On-chip code memory	1	1	0	1	28h	Data	16-bit Address 0000h-7FFFh (32 kilobytes)
Configuration Bytes	1	1	0	1	29h	Data	CONFIG0: FFF8h CONFIG1: FFF9h
Lock Bits	1	1	0	1	2Bh	Data	0000h
Signature Bytes	1	1	0	1	29h	Data	0030h, 0031h, 0060h, 0061h

Notes: 1. To preserve the secrecy of on-chip code memory when encrypted, the Encryption Array can not be verified.







	12 MHz		MHz	16	MHz	24		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
T _{OSC}	1/F _{OSC}	83		62		41		ns
T _{LHLL}	ALE Pulse Width	78		58		38		ns ⁽²⁾
T _{AVLL}	Address Valid to ALE Low	78		58		37		ns ⁽²⁾
T _{LLAX}	Address hold after ALE Low	19		11		3		ns
T _{RLRH} ⁽¹⁾	RD#/PSEN# Pulse Width	162		121		78		ns ⁽³⁾
T _{WLWH}	WR# Pulse Width	165		124		81		ns ⁽³⁾
T _{LLRL} ⁽¹⁾	ALE Low to RD#/PSEN# Low	22		14		6		ns
T _{LHAX}	ALE High to Address Hold	99		70		40		ns ⁽²⁾
T _{RLDV} ⁽¹⁾	RD#/PSEN# Low to Valid Data		146		104		61	ns ⁽³⁾
T _{RHDX} ⁽¹⁾	Data Hold After RD#/PSEN# High	0		0		0		ns
T _{RHAX} ⁽¹⁾	Address Hold After RD#/PSEN# High	0		0		0		ns
T _{RLAZ} ⁽¹⁾	RD#/PSEN# Low to Address Float		0		0		0	ns
T _{RHDZ1}	Instruction Float After RD#/PSEN# High		45		40		30	ns
T _{RHDZ2}	Data Float After RD#/PSEN# High		215		165		115	ns
T _{RHLH1}	RD#/PSEN# high to ALE High (Instruction)	49		43		31		ns
T _{RHLH2}	RD#/PSEN# high to ALE High (Data)	215		169		115		ns
T _{WHLH}	WR# High to ALE High	215		169		115		ns
T _{AVDV1}	Address (P0) Valid to Valid Data In		250		175		105	ns ⁽²⁾⁽³⁾
T _{AVDV2}	Address (P2) Valid to Valid Data In		306		223		140	ns ⁽²⁾⁽³⁾
T _{AVDV3}	Address (P0) Valid to Valid Instruction In		150		109		68	ns ⁽³⁾
T _{AXDX}	Data Hold after Address Hold	0		0		0		ns
T _{AVRL} ⁽¹⁾	Address Valid to RD# Low	100		70		40		ns ⁽²⁾
T _{AVWL1}	Address (P0) Valid to WR# Low	100		70		40		ns ⁽²⁾
T _{AVWL2}	Address (P2) Valid to WR# Low	158		115		74		ns ⁽²⁾
T _{WHQX}	Data Hold after WR# High	90		69		32		ns
T _{QVWH}	Data Valid to WR# High	133		102		72		ns ⁽³⁾
T _{WHAX}	WR# High to Address Hold	167		125		84		ns

Table 39.	Bus Cycles AC	Timings; V _D	_D = 4.5 to 5.5	V, T _A =	-40 to 85°C
-----------	---------------	-------------------------	---------------------------	---------------------	-------------

Notes: 1. Specification for PSEN# are identical to those for RD#.

2. If a wait state is added by extending ALE, add $2 \cdot T_{OSC}$. 3. If wait states are added by extending RD#/PSEN#/WR#, add $2N \cdot T_{OSC}$ (N = 1..3).

	12 MHz		MHz	16	MHz	
Symbol	Parameter	Min	Max	Min	Max	Unit
T _{OSC}	1/F _{OSC}	83		62		ns
T _{LHLL}	ALE Pulse Width	72		52		ns ⁽²⁾
T _{AVLL}	Address Valid to ALE Low	71		51		ns ⁽²⁾
T _{LLAX}	Address hold after ALE Low	14		6		ns
T _{RLRH} ⁽¹⁾	RD#/PSEN# Pulse Width	163		121		ns ⁽³⁾
T _{WLWH}	WR# Pulse Width	165		124		ns ⁽³⁾
T _{LLRL} ⁽¹⁾	ALE Low to RD#/PSEN# Low	17		11		ns
T _{LHAX}	ALE High to Address Hold	90		57		ns ⁽²⁾
T _{RLDV} ⁽¹⁾	RD#/PSEN# Low to Valid Data		133		92	ns ⁽³⁾
T _{RHDX} ⁽¹⁾	Data Hold After RD#/PSEN# High	0		0		ns
T _{RHAX} ⁽¹⁾	Address Hold After RD#/PSEN# High	0		0		ns
T _{RLAZ} ⁽¹⁾	RD#/PSEN# Low to Address Float		0		0	ns
T _{RHDZ1}	Instruction Float After RD#/PSEN# High		59		48	ns
T _{RHDZ2}	Data Float After RD#/PSEN# High		225		175	ns
T _{RHLH1}	RD#/PSEN# high to ALE High (Instruction)	60		47		ns
T _{RHLH2}	RD#/PSEN# high to ALE High (Data)	226		172		ns
T _{WHLH}	WR# High to ALE High	226		172		ns
T _{AVDV1}	Address (P0) Valid to Valid Data In		289		160	ns ⁽²⁾⁽³⁾
T _{AVDV2}	Address (P2) Valid to Valid Data In		296		211	ns ⁽²⁾⁽³⁾
T _{AVDV3}	Address (P0) Valid to Valid Instruction In		144		98	ns ⁽³⁾
T _{AXDX}	Data Hold after Address Hold	0		0		ns
T _{AVRL} ⁽¹⁾	Address Valid to RD# Low	111		64		ns ⁽²⁾
T _{AVWL1}	Address (P0) Valid to WR# Low	111		64		ns ⁽²⁾
T _{AVWL2}	Address (P2) Valid to WR# Low	158		116		ns ⁽²⁾
T _{WHQX}	Data Hold after WR# High	82		66		ns
T _{QVWH}	Data Valid to WR# High	135		103		ns ⁽³⁾
T _{WHAX}	WR# High to Address Hold	168		125		ns

Table 40. Bus Cycles AC Timings; V_{DD} = 2.7 to 5.5 V, T_A = -40 to 85°C

Notes: 1. Specification for PSEN# are identical to those for RD#.

2. If a wait state is added by extending ALE, add $2 \cdot T_{OSC}$. 3. If wait states are added by extending RD#/PSEN#/WR#, add $2N \cdot T_{OSC}$ (N = 1..3).





Waveforms in Non-Page Mode Figure 8. External Bus Cycle: Code Fetch (Non-Page Mode)



Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.





Note: 1. The value of this parameter depends on wait states. See Table 39 and Table 40.





Figure 12. External Bus Cycle: Data Read (Page Mode)



Figure 13. External Bus Cycle: Data Write (Page Mode)





AC Characteristics - Real-Time Synchronous Wait State

Definition of Symbols

Table 41. Real-Time Synchronous Wait Timing Symbol Definitions

Signals						
С	WCLK					
R	RD#/PSEN#					
W	WR#					
Y	WAIT#					

Conditions			
L	Low		
V	Valid		
Х	No Longer Valid		

50 AT/TSC8x251G2D



AC Characteristics - Real-Time Asynchronous Wait State

Definition of Symbols

Table 43. Real-Time Asynchronous Wait Timing Symbol Definitions

Signals			
S	PSEN#/RD#/WR#		
Y	AWAIT#		

Conditions			
L	Low		
V	Valid		
х	No Longer Valid		

Timings

Table 44. Real-Time Asynchronous Wait AC Timings; V_{DD} = 2.7 to 5.5 V, T_A = -40 to 85°C

Symbol	Parameter	Min	Max	Unit
T _{SLYV}	PSEN#/RD#/WR# Low to Wait Set-up		T _{OSC} - 10	ns
T _{SLYX}	Wait Hold after PSEN#/RD#/WR# Low	(2N-1)·T _{OSC} + 10		ns ⁽¹⁾

Note: 1. N is the number of wait states added (N \geq 1).

Waveforms

Figure 16. Real-time Asynchronous Wait State Timings



AC Characteristics - Serial Port in Shift Register Mode

Definition of Symbols

Table 45. Serial Port Timing Symbol Definitions

Signals				
D	Data In			
Q	Data Out			
Х	Clock			

Conditions			
Н	High		
L	Low		
V	Valid		
Х	No Longer Valid		



Timings

Table 49. SPI Interface AC Timing; V_{DD} = 2.7 to 5.5 V, T_A = -40 to 85°C

Symbol	Parameter	Min	Мах	Unit		
Slave Mode ⁽¹⁾						
Тснсн	Clock Period	8		T _{osc}		
T _{CHCX}	Clock High Time	3.2		T _{osc}		
T _{CLCX}	Clock Low Time	3.2		T _{osc}		
T _{SLCH} , T _{SLCL}	SS# Low to Clock edge	200		ns		
T _{IVCL} , T _{IVCH}	Input Data Valid to Clock Edge	100		ns		
T _{CLIX} , T _{CHIX}	Input Data Hold after Clock Edge	100		ns		
T _{CLOV,} T _{CHOV}	Output Data Valid after Clock Edge		100	ns		
T _{CLOX} , T _{CHOX}	Output Data Hold Time after Clock Edge	0		ns		
T _{CLSH} , T _{CHSH}	SS# High after Clock Edge	0		ns		
T _{IVCL} , T _{IVCH}	Input Data Valid to Clock Edge	100		ns		
T _{CLIX} , T _{CHIX}	Input Data Hold after Clock Edge	100		ns		
T _{SLOV}	SS# Low to Output Data Valid		130	ns		
T _{SHOX}	Output Data Hold after SS# High		130	ns		
T _{SHSL}	SS# High to SS# Low	(2)				
T _{ILIH}	Input Rise Time		2	μs		
T _{IHIL}	Input Fall Time		2	μs		
T _{OLOH}	Output Rise time		100	ns		
T _{OHOL}	Output Fall Time		100	ns		
	Master Mode ^{(;}	3)				
Тснсн	Clock Period	4		T _{osc}		
T _{CHCX}	Clock High Time	1.6		T _{osc}		
T _{CLCX}	Clock Low Time	1.6		T _{osc}		
T _{IVCL} , T _{IVCH}	Input Data Valid to Clock Edge	50		ns		
T_{CLIX},T_{CHIX}	Input Data Hold after Clock Edge	50		ns		
T _{CLOV,} T _{CHOV}	Output Data Valid after Clock Edge		65	ns		
T _{CLOX} , T _{CHOX}	Output Data Hold Time after Clock Edge	0		ns		
T _{ILIH}	Input Data Rise Time		2	μs		
T _{IHIL}	Input Data Fall Time		2	μs		
T _{OLOH}	Output Data Rise time		50	ns		
TOHOL	Output Data Fall Time		50	ns		

Notes: 1. Capacitive load on all pins = 200 pF in slave mode.

2. The value of this parameter depends on software.

3. Capacitive load on all pins = 100 pF in master mode.







Note: 1. SS# handled by software.





Note: 1. Not Defined but normally MSB of character just received.



Timings

Symbol	Parameter	Min	Мах	Unit
T _{osc}	T _{OSC} XTAL1 Period		250	ns
T _{AVGL}	T _{AVGL} Address Setup to PROG# low			T _{osc}
T _{GHAX}	Address Hold after PROG# low	48		T _{osc}
T _{DVGL}	Data Setup to PROG# low	48		T _{osc}
T _{GHDX}	Data Hold after PROG#	48		T _{osc}
T _{ELSH} ENABLE High to V _{PP}		48		T _{osc}
T _{SHGL}	V _{PP} Setup to PROG# low	10		μs
T _{GHSL}	V _{PP} Hold after PROG#	10		μs
T _{SLEH}	T _{SLEH} ENABLE Hold after V _{PP}			ns
T _{GLGH}	PROG# Width	90	110	μs

Table 51. EPROM Programming AC timings; V_{DD} = 4.5 to 5.5 V, T_A = 0 to 40°C

Table 52. EPROM Verifying AC timings; V_{DD} = 4.5 to 5.5 V, V_{DD} = 2.7 to 5.5 V, T_A = 0 to 40°C

Symbol	Parameter	Min	Max	Unit
T _{OSC}	XTAL1 Period	83.5	250	ns
T _{AVQV}	Address to Data Valid		48	T _{osc}
T _{AXQX}	Address to Data Invalid	0		ns
T _{ELQV}	ENABLE low to Data Valid	0	48	T _{osc}
T _{EHQZ}	Data Float after ENABLE	0	48	T _{osc}

Waveforms







Low Voltage Versions - Commercial & Industrial

Table 50. DC Characteristics, $v_{DD} = 2.7$ to 5.5 v, $T_A = -40$ to $+65^{\circ}$	Table 56.	DC Characteristics; V_{DD} = 2.7 to 5.5 V, T_A = -40 to +85°
--	-----------	--

Symbol	Parameter	Min	Typical ⁽⁴⁾	Max	Units	Test Conditions
V _{IL}	Input Low Voltage (except EA#, SCL, SDA)	-0.5		0.2·V _{DD} - 0.1	v	
V _{IL1} ⁽⁵⁾	Input Low Voltage (SCL, SDA)	-0.5		0.3·V _{DD}	v	
V _{IL2}	Input Low Voltage (EA#)	0		0.2·V _{DD} - 0.3	v	
V _{IH}	Input high Voltage (except XTAL1, RST, SCL, SDA)	0.2·V _{DD} + 0.9		V _{DD} + 0.5	V	
V _{IH1} ⁽⁵⁾	Input high Voltage (XTAL1, RST, SCL, SDA)	0.7·V _{DD}		V _{DD} + 0.5	v	
V _{OL}	Output Low Voltage (Ports 1, 2, 3)			0.45	v	I _{OL} = 0.8 mA ⁽¹⁾⁽²⁾
V _{OL1}	Output Low Voltage (Ports 0, ALE, PSEN#, Port 2 in Page Mode during External Address)			0.45	v	I _{OL} = 1.6 mA ⁽¹⁾⁽²⁾
V _{OH}	Output high Voltage (Ports 1, 2, 3, ALE, PSEN#)	0.9·V _{DD}			V	I _{OH} = -10 μA ⁽³⁾
V _{OH1}	Output high Voltage (Port 0, Port 2 in Page Mode during External Address)	0.9·V _{DD}			v	I _{OH} = -40 μA
V _{RET}	V _{DD} data retention limit			1.8	V	
I _{ILO}	Logical 0 Input Current (Ports 1, 2, 3 - AWAIT#)			- 50	μA	V _{IN} = 0.45 V
I _{IL1}	Logical 1 Input Current (NMI)			+ 50	μA	V _{IN} = V _{DD}
I _{LI}	Input Leakage Current (Port 0)			± 10	μA	0.45 V < V _{IN} < V _{DD}
I _{TL}	Logical 1-to-0 Transition Current (Ports 1, 2, 3)			- 650	μA	V _{IN} = 2.0 V
R _{RST}	RST Pull-Down Resistor	40	110	225	kΩ	
C _{IO}	Pin Capacitance		10		pF	T _A = 25°C
I _{DD}	Operating Current		4 8 9 11	8 11 12 14	mA	5 MHz, V _{DD} < 3.6 V 10 MHz, V _{DD} < 3.6 V 12 MHz, V _{DD} < 3.6 V 16 MHz, V _{DD} < 3.6 V
I _{DL}	Idle Mode Current		0.5 1.5 2 3	1 4 5 7	mA	
I _{PD}	Power-Down Current		1	10	μA	$V_{RET} < V_{DD} < 3.6 V$

Notes: 1. Under steady-state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum IOL per port pin: 10 mA

Maximum IOL per 8-bit port: Port 0 26 mA

Ports 1-315 mA





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotnerts in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel[®], logo and combinations thereof, and Everywhere You Are[®] are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

