
# E·XFL



Welcome to E-XFL.COM

Understanding Embedded - PLDs (Programmable Logic Devices)

Embedded - PLDs, or Programmable Logic Devices, are a type of digital electronic component used to build reconfigurable digital circuits. Unlike fixed-function logic devices, PLDs can be programmed to perform specific functions by the user. This flexibility allows designers to customize the logic to meet the exact needs of their applications, making PLDs a crucial component in modern embedded systems.

### Applications of Embedded - PLDs (Programmable Logic Devices)

The versatility of PLDs makes them suitable for a wide range of applications. In consumer electronics, PLDs are used to enhance the functionality and performance of

#### Details

Details	
Product Status	Obsolete
Programmable Type	EPLD
Number of Macrocells	10
Voltage - Input	3V
Speed	20 ns
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	28-PLCC (11.51×11.51)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at22lv10-20ji

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


#### Features

- Low-voltage Programmable Logic Device
  - Wide Power Supply Range 3.0V to 5.5V
  - Ideal for Battery Powered Systems
- High-speed Operation
  - 20 ns Maximum Propagation Delay at V<sub>CC</sub> = 3.0V
- Commercial and Industrial Temperature Ranges
- Familiar 22V10 Logic Architecture
- Low-power 3-volt CMOS Operation

	AT22LV10L	AT22LV10	
Temp	Com./Ind.	Com./Ind.	
I <sub>CC</sub> (mA)	4/5	35/45	V <sub>CC</sub> = 3.6V

- CMOS and TTL Compatible Inputs and Outputs – 10 µA Leakage Maximum
- Reprogrammable Tested 100% for Programmability
- High-reliability CMOS Technology
  - 2000V ESD Protection
  - 200 mA Latchup Immunity
- Dual-in-line and Surface Mount Packages

### Logic Diagram




### Description

The AT22LV10 and AT22LV10L are low-voltage compatible CMOS high-performance Programmable Logic Devices (PLDs). Speeds down to 20 ns and power dissipation as low as 14.4 mW are offered. All speed ranges are specified over the 3.0V to 5.5V range. All pins offer a low  $\pm 10 \ \mu$ A leakage.

The AT22LV10L provides the optimum low-power CMOS PLD solution, with low DC power (1 mA typical at  $V_{CC}$  = 3.3V) and full CMOS output levels. The AT22LV10L significantly reduces total system power, allowing battery powered operation.

### **Pin Configurations**

#### (continued)





Low-voltage UV **Erasable** Programmable **Logic Device** 

AT22LV10 AT22LV10L

Rev. 0190E-08/99





Full CMOS output levels help reduce power in many other system components.

The AT22LV10 and AT22LV10L logic architectures are identical to the familiar 22V10. Each output is allocated from eight to 16 product terms, which allows highly complex logic functions to be realized.

Two additional product terms are included to provide synchronous preset and asynchronous reset. These terms are common to all ten registers. All registers are automatically cleared upon power-up.

Register preload simplifies testing. A security fuse prevents unauthorized copying of programmed fuse patterns.

#### **Absolute Maximum Ratings\***


Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground During Programming
Programming Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
Integrated UV Erase Dose7258 W-sec/cm <sup>2</sup>

- \*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum pin voltage is  $V_{CC}$  + 0.75V DC which may undershoot to  $V_{CC}$  + 2.0V for pulses of less than 20 ns.


### **DC and AC Operating Conditions**


	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	3.0V to 5.5V	3.0V to 5.5V

#### **Logic Options**



#### **Output Options**





# AT22LV10(L)

### **DC Characteristics**

Symbol	Parameter	Condition <sup>(2)</sup>	Condition <sup>(2)</sup>				Max	Units
I <sub>LI</sub>	Input Load Current	$V_{IN}$ = -0.1V to $V_{CC}$	$V_{IN} = -0.1V$ to $V_{CC} + 1V$				10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = -0.1V to $V_{C}$	$V_{OUT} = -0.1V$ to $V_{CC} + 0.1V$				10	μA
			AT0011/40	Com.		20/50	35/90	mA
	Power Supply	$V_{\rm CC} = 3.6 \text{V}/5.5 \text{V},$	AT22LV10	Ind.		20/50	45/100	mA
Current		V <sub>IN</sub> = GND, Outputs Open		Com.		1/2	4/12	mA
			AT22LV10L	Ind.		1/2	5/15	mA
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V				-120	mA	
V <sub>IL1</sub>	Input Low Voltage	$4.5V \le V_{CC \le} 5.5V$	$4.5V \le V_{CC \le} 5.5V$				0.8	V
V <sub>IL2</sub>	Input Low Voltage	$3.0V \le V_{CC} \le 4.5V$			-0.6		0.6	V
VIH	Input High Voltage				2.0		V <sub>CC</sub> + 0.75	V
		$V_{CC} = 3.0V$	Com., Ind.	I <sub>OL</sub> = 8 mA			0.5	V
V <sub>OL</sub>	Output Low Voltage $V_{IN} = V_{IH}$ or $V_{IL}$	$V_{\rm CC} = 4.5 V$	Com., Ind.	I <sub>OL</sub> = 16 mA			0.5	V
		$V_{CC} = 3.0V$	Com., Ind.	I <sub>OL</sub> = 6 mA			0.35	V
N/		$V_{IN} = V_{IH} \text{ or } V_{IL},$	I <sub>OH</sub> = -100 μA		V <sub>CC</sub> - 0.3			V
V <sub>OH</sub>	Output High Voltage	$V_{\rm CC} = 3.0 \text{V} / 4.5 \text{V}$	I <sub>OH</sub> = -0.4 mA/	-4.0 mA	2.4			V

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. 2. For DC characteristics, the test condition of  $V_{CC}$  = Max corresponds to 3.6V.






#### AC Characteristics for the AT22LV10

			AT22LV10-2	0	AT22LV10-25			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Units
t <sub>PD</sub>	Input or Feedback to Non- Registered Output		12	20		15	25	ns
t <sub>EA</sub>	Input to Output Enable			20		15	25	ns
t <sub>ER</sub>	Input to Output Disable			20		15	25	ns
t <sub>CF</sub>	Clock to Feedback	0	4	9	0	5	9	ns
t <sub>CO</sub>	Clock to Output	0	8	14	0	10	17	ns
t <sub>S</sub>	Input or Feedback Setup Time	10	6		12	7		ns
t <sub>H</sub>	Hold Time	0			0			ns
t <sub>P</sub>	Clock Period	10			12			ns
t <sub>W</sub>	Clock Width	5			6			ns
	External Feedback 1/(t <sub>s</sub> +t <sub>co</sub> )			41.6			34.5	MHz
F <sub>MAX</sub>	Internal Feedback 1/(t <sub>S</sub> + t <sub>CF</sub> )			52.6			47.6	MHz
	No Feedback 1/(t <sub>P</sub> )			100.0			83.3	MHz
t <sub>AW</sub>	Asynchronous Reset Width	20	12		25	15		ns
t <sub>AR</sub>	Asynchronous Reset, Synchronous Preset, Recovery Time	20	12		25	15		ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Reset		15	25		18	28	ns

### AC Waveforms<sup>(1)</sup>




Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.



### AC Characteristics for the AT22LV10L


			AT22LV10L-2	5	
Symbol	Parameter	Min	Тур	Мах	Units
t <sub>PD</sub>	Input or Feedback to Non-Registered Output		15	25	ns
t <sub>EA</sub>	Input to Output Enable		15	25	ns
t <sub>ER</sub>	Input to Output Disable		15	25	ns
t <sub>CF</sub>	Clock to Feedback	0	5	9	ns
t <sub>CO</sub>	Clock to Output	0	10	14	ns
t <sub>SF</sub>	Feedback Setup Time	12	7		ns
t <sub>S</sub>	Input Setup Time	17	15		ns
t <sub>H</sub>	Hold Time	0			ns
t <sub>P</sub>	Clock Period	12			ns
t <sub>W</sub>	Clock Width	6			ns
	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )			32.2	MHz
F <sub>MAX</sub>	Internal Feedback 1/(t <sub>SF</sub> + t <sub>CF</sub> )			47.6	MHz
	No Feedback 1/(t <sub>P</sub> )			83.3	MHz
t <sub>AW</sub>	Asynchronous Reset Width	25	15		ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	25	15		ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Reset		18	28	ns

### Input Test Waveforms and Measurement Levels



### **Output Test Loads**


Commercial







### Functional Logic Diagram AT22LV10(L)




#### **Preload of Registered Outputs**

The registers in the AT22LV10 and AT22LV10L are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A V<sub>IH</sub> level on the I/O pin will force the register high; a V<sub>IL</sub> will force it low, independent of the polarity bit (C0) setting. The preload state is entered by placing an 11.5V to 13V signal on pin 8 on

DIPs, and pin 10 on SMPs. When the clock pin is pulsed high, the data on the I/O pins is placed into the ten registers.

Level Forced on Registered Output Pin During Preload Cycle	Register State After Cycle
V <sub>IH</sub>	High
V <sub>IL</sub>	Low



#### **Power-up Reset**

The registers in the AT22LV10 and AT22LV10L are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing 2.5V, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The  $V_{CC}$  rise must be monotonis;
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
- 3. The clock must remain stable during  $t_{PR}$ .

### Pin Capacitance

 $(f = 1 \text{ MHz}, T = 25^{\circ}C)^{(1)}$ 

	Тур	Max	Units	Conditions
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	6	8	pF	$V_{OUT} = 0V$


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

#### Erasure Characteristics

The entire fuse array of an AT22LV10 or AT22LV10L is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu$ W/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from


the minimum integrated erasure dose of 15 W-sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.








Parameter	Description	Min	Тур	Мах	Units
t <sub>PR</sub>	Power-up Reset Time		600	1000	ns















SUPPLY CURRENT vs. INPUT FREQUENCY


AT22LV10 (TA = 25°C)


 $V_{CC} = 5.0V$ 

60



NORMALIZED ICC vs. AMBIENT TEMP.





OUTPUT VOLTAGE (V)

OUTPUT SOURCE CURRENT

vs. OUTPUT VOLTAGE (TA = 25°C)

V<sub>CC</sub>= 3.3V

2

3

OUTPUT VOLTAGE (V)

 $V_{\rm CC} = 5.0 V$ 

5

O U T P U T

C U R R E N T

m

А

0


-8


-16

-24

-32


ō







**MEL** 







### **Ordering Information**


t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
20	10	14	AT22LV10-20JC AT22LV10-20PC AT22LV10-20SC	28J 24P3 24S	Commercial (0°C to 70°C)
			AT22LV10-20JI AT22LV10-20PI AT22LV10-20SI	28J 24P3 24S	Industrial (-40°C to 85°C)
25	12	17	AT22LV10-25JC AT22LV10-25PC AT22LV10-25SC	28J 24P3 24S	Commercial (0°C to 70°C)
			AT22LV10-25JI AT22LV10-25PI AT22LV10-25SI	28J 24P3 24S	Industrial (-40°C to 85°C)
25	17	14	AT22LV10L-25JC AT22LV10L-25PC AT22LV10L-25SC	28J 24P3 24S	Commercial (0°C to 70°C)
			AT22LV10L-25JI AT22LV10L-25PI AT22LV10L-25SI	28J 24P3 24S	Industrial (-40°C to 85°C)

### Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

	Package Type				
28J	28-lead, Plastic J-leaded Chip Carrier OTP (PLCC)				
24P3	24-lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP)				
24S	24-lead, 0.300" Wide, Plastic Gull-Wing Small Outline OTP (SOIC)				

#### **Packaging Information**







#### **Atmel Headquarters**

#### Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Ātmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

#### **Atmel Colorado Springs**

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

#### **Atmel Rousset**

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

#### Fax-on-Demand

North America: 1-(800) 292-8635 International: 1-(408) 441-0732

#### e-mail

literature@atmel.com

Web Site http://www.atmel.com

BBS

1-(408) 436-4309

#### © Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

