



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	68 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf84-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	DIP No.	SOIC No.	l/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	16	Ι	ST/CMOS (3)	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR	4	4	I/P	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0	17	17	I/O	TTL	
RA1	18	18	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RA4/T0CKI	3	3	I/O	ST	Can also be selected to be the clock input to the TMR0 timer/ counter. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RB0/INT	6	6	I/O	TTL/ST (1)	RB0/INT can also be selected as an external interrupt pin.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	Interrupt on change pin.
RB5	11	11	I/O	TTL	Interrupt on change pin.
RB6	12	12	I/O	TTL/ST ⁽²⁾	Interrupt on change pin. Serial programming clock.
RB7	13	13	I/O	TTL/ST (2)	Interrupt on change pin. Serial programming data.
Vss	5	5	Р	—	Ground reference for logic and I/O pins.
Vdd	14	14	Р	—	Positive supply for logic and I/O pins.
Legend: I= input	0 = 0 — = N	utput lot used	l. T	/O = Input/Out TTL = TTL inpu	out P = power t ST = Schmitt Trigger input

TABLE 3-1 PIC16F8X PINOUT DESCRIPTION

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F8X. These are the program memory and the data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory, but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The 64 bytes of data EEPROM memory have the address range 0h-3Fh. More details on the EEPROM memory can be found in Section 7.0.

4.1 Program Memory Organization

The PIC16FXX has a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F83 and PIC16CR83, the first 512 x 14 (0000h-01FFh) are physically implemented (Figure 4-1). For the PIC16F84 and PIC16CR84, the first 1K x 14 (0000h-03FFh) are physically implemented (Figure 4-2). Accessing a location above the physically implemented address will cause a wraparound. For example, for the PIC16F84 locations 20h, 420h, 820h, C20h, 1020h, 1420h, 1820h, and 1C20h will be the same instruction.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK-PIC16F83/CR83



FIGURE 4-2: PROGRAM MEMORY MAP AND STACK - PIC16F84/CR84



5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' on any bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. A '0' on any bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Each of the PORTB pins have a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION_REG<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The pins value in input mode are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of the pins are OR'ed together to generate the RB port change interrupt.

FIGURE 5-3: BLOCK DIAGRAM OF PINS RB7:RB4



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Read (or write) PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set the RBIF bit. Reading PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression (see AN552 in the Embedded Control Handbook).

Note 1: For a change on the I/O pin to be recognized, the pulse width must be at least TcY (4/fosc) wide.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-4: BLOCK DIAGRAM OF PINS RB3:RB0





FIGURE 6-3: TMR0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 6-4: TMR0 INTERRUPT TIMING



3: CLKOUT is available only in RC oscillator mode.

4: The timer clock (after the synchronizer circuit) which increments the timer from FFh to 00h immediately sets the T0IF bit. The TMR0 register will roll over 3 Tosc cycles later.





2: External clock if no prescaler selected, Prescaler output otherwise.

3: The arrows ↑ indicate where sampling occurs. A small clock pulse may be missed by sampling.





6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution).

Note: To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be taken even if the WDT is disabled. To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 6-2.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

	•	-
BCF	STATUS, RPO	;Bank 0
CLRF	TMR0	;Clear TMR0
		; and Prescaler
BSF	STATUS, RPO	;Bank 1
CLRWDT		;Clears WDT
MOVLW	b'xxxx1xxx'	;Select new
MOVWF	OPTION_REG	; prescale value
BCF	STATUS, RPO	;Bank 0

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

	(······································
CLRWDT		;Clear WDT and
		; prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'xxxx0xxx'	;Select TMR0, new
		; prescale value
		' and clock source
MOVWF	OPTION_REG	;
BCF	STATUS, RPO	;Bank 0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets
01h	TMR0		Timer0 module's register						xxxx xxxx	uuuu uuuu	
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 0000
81h	OPTION_ REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_		TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

TABLE 6-1 REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged. - = unimplemented read as '0'. Shaded cells are not associated with Timer0.

NOTES:

7.2 EECON1 and EECON2 Registers

EECON1 is the control register with five low order bits physically implemented. The upper-three bits are nonexistent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{\text{MCLR}}$ reset or a WDT time-out reset during normal operation. In these situations, following reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF is set when write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

7.3 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 7-1: DATA EEPROM READ

BCF	STATUS, RPO	; Bank 0
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	; Address to read
BSF	STATUS, RPO	; Bank 1
BSF	EECON1, RD	; EE Read
BCF	STATUS, RPO	; Bank 0
MOVF	EEDATA, W	; W = EEDATA

7.4 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 7-1: DATA EEPROM WRITE

	BSF BCF BSF MOVLW	STATUS, RPO INTCON, GIE EECON1, WREN 55h	;;;;;	Bank 1 Disable INTs. Enable Write
Required Sequence	MOVWF MOVLW MOVWF BSF BSE	EECON2 AAh EECON2 EECON1,WR	;;;;;	Write 55h Write AAh Set WR bit begin write Enable INTs

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software. NOTES:

8.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, just tie the \overline{MCLR} pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD must be met for this to operate properly. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting.*"

The POR circuit does not produce an internal reset when VDD declines.

8.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) provides a fixed 72 ms nominal time-out (TPWRT) from POR (Figure 8-10, Figure 8-11, Figure 8-12 and Figure 8-13). The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level (Possible exception shown in Figure 8-13).

A configuration bit, PWRTE, can enable/disable the PWRT. See either Figure 8-1 or Figure 8-2 for the operation of the PWRTE bit for a particular device.

The power-up time delay TPWRT will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

8.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle delay (from OSC1 input) after the PWRT delay ends (Figure 8-10, Figure 8-11, Figure 8-12 and Figure 8-13). This ensures the crystal oscillator or resonator has started and stabilized.

The OST time-out (TOST) is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

When VDD rises very slowly, it is possible that the TPWRT time-out and TOST time-out will expire before VDD has reached its final value. In this case (Figure 8-13), an external power-on reset circuit may be necessary (Figure 8-9).

FIGURE 8-9: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up rate is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - R < 40 kΩ is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on MCLR pin is 5 µA). A larger voltage drop will degrade VIH level on the MCLR pin.
 - 3: R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of an MCLR pin breakdown due to ESD or EOS.

9.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 9-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 9-1OPCODE FIELD
DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 9-2 lists the instructions recognized by the MPASM assembler.

Figure 9-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS



CLRF	Clear f							
Syntax:	[<i>label</i>] C	[<i>label</i>] CLRF f						
Operands:	$0 \le f \le 12$	$0 \le f \le 127$						
Operation:	$00h \rightarrow (f)$ 1 $\rightarrow Z$	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z							
Encoding:	0 0	0001	lfff	ffff				
Description:	The contents of register 'f' are cleared and the Z bit is set.							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	Write register 'f'				
Example	CLRF	FLAG	G_REG					
	Before Instruction							
	$FLAG_REG = 0x5A$							
	After Inst	ruction		0~00				
		Z	=	1				

CLRW	Clear W					
Syntax:	[label]	CLRW				
Operands:	None					
Operation:	$\begin{array}{c} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V)				
Status Affected:	Z					
Encoding:	0 0	0001	0xxx	xxxx		
Description:	W register set.	is cleared	. Zero bit	(Z) is		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	No-Opera tion	Process data	Write to W		
Example	CLRW					
	Before In	struction				
	After Inst	W =	0x5A			
		W =	0x00			
		Z =	1			
CLRWDT	Clear Wa	atchdog ⁻	Timer			
Syntax:	[label]	CLRWD	Γ			
Operands:	None					
Operation:	$00h \rightarrow W$	/DT				
	$0 \rightarrow WD^{-1}$	T prescale	ər,			
	$1 \rightarrow \overline{PD}$					
Status Affected:	TO, PD					
Encoding:	0 0	0000	0110	0100		
Description:	CLRWDT in	struction r	esets the	Watch-		
	dog Timer of the WD set.	. It also res T. Status b	set <u>s th</u> e pr its TO and	e <u>sca</u> ler PD are		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	No-Opera	Process	Clear		
		lion	uala	Counter		
Example	CLRWDT					
	Before In	struction	ntor —	2		
	After Instruction					
			nter =	0x00		
		TO	caler= =	1		
		PD	=	1		

RLF	Rotate L	eft f thro	ough Cai	rry	RRF	Rotate R	light f th	rough C	arry
Syntax:	[label]		RLF f,	d	Syntax:	[label]	RRF f,	d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27			Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	See desc	ription b	elow		Operation:	See desc	cription b	elow	
Status Affected:	С				Status Affected:	С			
Encoding:	00	1101	dfff	ffff	Encoding:	0 0	1100	dfff	ffff
Description:	The conte one bit to Flag. If 'd' W register back in reg	nts of reg the left the is 0 the re . If 'd' is 1 gister 'f'.	ister 'f' are rough the esult is plac the result Register f	e rotated Carry ced in the is stored	Description:	The conte one bit to Flag. If 'd' W register back in re	nts of reg the right t is 0 the re r. If 'd' is 1 gister 'f'. $C \rightarrow $	ister 'f' are hrough the esult is pla the result Register f	e rotated e Carry ced in the is placed
Words:	1				Words:	1			
Cycles:	1				Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4	Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination		Decode	Read register 'f'	Process data	Write to destination
Example	RLF	REC	G1,0		Example	RRF		REG1,0	
	Before In	struction	1			Before In	structior	ı	
		REG1	= 111	0 0110			REG1	= 111	0 0110
	After Inst	ruction	= 0			After Inst	C truction	= 0	
		REG1	= 111	0 0110			REG1	= 111	0 0110
		C	= 110	0 1100			vv C	= 011	1 0011

SUBWF	Subtract	W from f		
Syntax:	[label]	SUBWF	f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 12^{\circ}\\ d\in [0,1] \end{array}$	7		
Operation:	(f) - (W) –	→ (destina	tion)	
Status Affected:	C, DC, Z			
Encoding:	00	0010	dfff	ffff
Description:	Subtract (2 ister from r stored in th result is sto	's complen egister 'f'. I ne W regist pred back i	nent metho f 'd' is 0 the er. If 'd' is 1 n register 'f	d) W reg- e result is the '.
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination
Example 1:	SUBWF		REG1,1	
	Before Ins	struction		
	REG1 W C 7	= = =	3 2 ? 2	
	After Instr	ruction		
	REG1 W C Z	= = =	1 2 1; result is 0	positive
Example 2:	Before Ins	struction		
	REG1 W C Z	= = =	2 2 ? ?	
	After Instr	ruction		
	REG1 W C Z	= = =	0 2 1; result is 1	zero
Example 3:	Before Ins	struction		
	REG1 W C Z	= = =	1 2 ? ?	
	After Instr	ruction		
	REG1 W C Z	= = =	0xFF 2 0; result is 0	negative

SWAPF	Swap Ni	bbles in	f	
Syntax:	[label]	SWAPF 1	,d	
Operands:	$\begin{array}{l} 0\leq f\leq 12\\ d\in [0,1] \end{array}$	27		
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$			
Status Affected:	None			
Encoding:	00	1110	dfff	ffff
Description:	The upper 'f' are exch placed in V is placed i	r and lower nanged. If W register. n register	r nibbles o 'd' is 0 th If 'd' is 1 'f'.	of register e result is the result
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination
Example	SWAPF	REG,	0	
	Before In	struction		
		REG1	= 0x	A5
	After Inst	ruction		
		REG1 W	= 0x = 0x	A5 5A

TRIS	Load TRIS Register		
Syntax:	[<i>label</i>] TRIS f		
Operands:	$5 \le f \le 7$		
Operation:	(W) \rightarrow TRIS register f;		
Status Affected:	None		
Encoding:	00 0000 0110 0fff		
Description:	The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them.		
Words:	1		
Cycles:	1		
Example			
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.		

10.0 DEVELOPMENT SUPPORT

10.1 <u>Development Tools</u>

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®]/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)

10.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC14C000, PIC12CXXX, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

10.3 ICEPIC: Low-Cost PIC MCU In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICE-PIC features real time, non-intrusive emulation.

10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

10.0 ELECTRICAL CHARACTERISTICS FOR PIC16F83 AND PIC16F84

Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	-0.3 to +7.5V
Voltage on MCLR with respect to Vss ⁽²⁾	-0.3 to +14V
Voltage on any pin with respect to VSS (except VDD and MCLR)	-0.6V to (VDD + 0.6V)
Total power dissipation ⁽¹⁾	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iικ (Vι < 0 or Vι > VDD)	
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA	
Maximum current sourced by PORTA	
Maximum current sunk by PORTB	
Maximum current sourced by PORTB.	
Note 1: Power dissipation is calculated as follows: Pdis = VDD \times {IDD - Σ	$\mathbb{Q}_{H} + \Sigma \{ (V_{DD} - V_{OH}) \times \mathbb{I}_{OH} \} + \Sigma (V_{OI} \times \mathbb{I}_{OL}) $

Note 2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1996-2013 Microchip Technology Inc.

FIGURE 10-6: TIMER0 CLOCK TIMINGS



TABLE 10-6 TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characte	ristic	Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 *	—	/-/	ns	
			With Prescaler	50 * 30 *	71 1		ns ns	$2.0V \leq VDD \leq 3.0V$ $3.0V \leq VDD \leq 6.0V$
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 🐔	N	\checkmark	ns	
			With Prescaler	50 * 20 *			∕ns ns	$\begin{array}{l} 2.0V \leq V \text{DD} \leq 3.0V \\ 3.0V \leq V \text{DD} \leq 6.0V \end{array}$
42	Tt0P	T0CKI Period		Tcy + 40 *	$\left\langle +\right\rangle$	$\rangle -$	ns	N = prescale value (2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



INDEX

Numerics	
8.1 Configuration Bits	
Α	
Absolute Maximum Ratings	
Architectural Overview	7
MPASM Assembler	70

В

Block Diagram	
Interrupt Logic	
On-Chip Reset Circuit	
RA3:RA0 and RA5 Port Pins	
RA4 Pin	21
RB7:RB4 Port Pins	
TMR0/WDT Prescaler	
Watchdog Timer	
Brown-out Protection Circuit	

С

Carry	7
CLKIN	9
CLKOUT	9
Code Protection	
Compatibility, upward	3
Computed GOTO	
Configuration Bits	

D

DC Characteristics	. 75, 76	6, 77, 7	78, 87,	88, 8	9, 90
Development Support					69
Development Tools					69
Digit Carry					7

Ε

Electrical Characteristics	73, 85
External Power-on Reset Circuit	43

F

Family of Devices	
PIC16C8X	
FSR	19, 42
Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP)	71

G

GIE	 7
I	

I/O Ports	21
I/O Programming Considerations	25
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator	69
In-Circuit Serial Programming	37, 52
INDF	
Instruction Format	53
Instruction Set	
ADDLW	55
ADDWF	55
ANDLW	55
ANDWF	55
BCF	
BSF	
BTFSC	
BTFSS	57

C	CALL	57
C		58
C	U RW	58
Ċ		58
	CMF	50
		50
		59
L		59
		60
11	NCF	60
11	NCFSZ	61
10	ORLW	61
10	ORWF	62
N	10VF	62
N	NOVLW	62
N		62
N	IOP	63
Ċ		63
		60
		03
- F	EILW	64
F	EIURN	64
F	{LF	65
F	RF	65
S	SLEEP	66
S	SUBLW	66
S	SUBWF	67
ç	SWAPF	67
т	BIS	67
ı v		60
		00
×		68
5	Section	53
S	Summary Table	54
INT In	terrupt	48
		<u>10</u>
INTCO	DN 17, 42, 47,	40
INTCO	DN 17, 42, 47, DG	48
INTCO INTED Interru	DN 17, 42, 47, DG lipts	48
INTCO INTED Interru F	DN 17, 42, 47, DG ipts ilag	48 48 47
INTCO INTED Interru F	DN	48 47 23
INTCO INTED Interru F	DN	48 47 23 47
INTCO INTED Interru F In	DN 17, 42, 47, DG	48 47 23 47
INTCO INTED Interru F In In	DN 17, 42, 47, DG	48 47 23 47
INTCO INTED Interru F In In In K	DN	48 47 23 47
INTCO INTED Interru In In In K KeeLo	DN 17, 42, 47, DG	48 47 23 47 71
INTCC INTEE Interru Ir Ir K KeeLc	DN 17, 42, 47, DG	48 47 23 47 71
INTCC INTEE Interru In In K KeeLc L	DN 17, 42, 47, DG	48 47 23 47 71
INTCC INTEE Interru In In In K KeeLc Loadir	DN 17, 42, 47, DG	48 47 23 47 71 18
INTCC INTEE Interru F In In K KeeLc Loadir	DN	48 47 23 47 71 18
INTCC INTEE Interru F In In K KeeLc Loadir M	DN 17, 42, 47, DG Pilag Interrupt on Change Feature Interrupts	48 47 23 47 71 18
INTCC INTEE Interru F In In K KeeLc L Loadir M MCLR	DN 17, 42, 47, DG upts Image Feature interrupt on Change Feature interrupts inter	48 47 23 47 71 18 42
INTCC INTEE Interru F In In K KeeLc Loadir M MCLR Memo	DN 17, 42, 47, DG upts ilag ilag interrupt on Change Feature interrupts 37, opq® Evaluation and Programming Tools ing of PC 9, 41, rry Organization	48 47 23 47 71 18 42
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG upts lag ilag interrupt on Change Feature interrupts 37, opq® Evaluation and Programming Tools ing of PC 9, 41, ory Organization Data Memory 9, 41, org	 48 47 23 47 71 18 42 12
INTCC INTEE Interru F Ir Ir Ir K KeeLc Loadir M MCLR Memo	DN 17, 42, 47, DG	 48 47 23 47 71 18 42 12 11
INTCC INTEE Interru F Ir Ir Ir Ir K KeeLc Loadir M MCLR Memo C M M	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11
INTCC INTEE Interru F Ir Ir Ir K KeeLc Loadir M MCLR Memo E M MP-Dr	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11 71
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11 71 71
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11 71 71 71
INTCC INTEE Interru F Ir Ir Ir Ir K KeeLc Loadir M MCLR Memo C M MP-Di MPLA MPLA	DN 17, 42, 47, DG	 48 47 23 47 71 18 42 12 11 71 71 70
INTCC INTEE Interru F Ir Ir Ir K KeeLc Loadir M Loadir M MCLR Memo C M MP-Di MPLA MPLA	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11 71 71 70
INTCC INTEE Interru F Ir Ir K KeeLc Loadir M Loadir M MCLR Memo C M M P-Di MPLA O	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11 71 71 70
INTCC INTEE Interru F Ir Ir K KeeLc Loadir M Loadir M MCLR Memo C M MP-Di MPLA MPLA O OCCO	DN 17, 42, 47, DG	48 47 23 47 71 18 42 11 11 71 71 70 53
INTCC INTEE Interru F Ir Ir K KeeLc Loadir M Loadir M MCLR Memo C M MP-Di MPLA MPLA O OPCC OPTIC	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 11 71 71 70 53 48
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG	48 47 23 47 71 18 42 11 71 53 48 37
INTCC INTEE Interru F Ir Ir Ir Ir K KeeLc Loadir M MCLR Memo C M MP-Di MPLA MPLA O OPCC OSC s OSC1	DN 17, 42, 47, DG	48 47 23 71 18 42 111 71 53 48 37 .9
INTCC INTEE Interru F Ir Ir Ir Ir K KeeLc L Loadir M MCLR Memo E MP-Di MPLA MPLA O OPCC OPTIC OSC s OSC1	DN 17, 42, 47, DG	48 47 23 71 18 42 111 71 53 37 .9
INTCC INTEE Interru F In Interru K KeeLc Loadir M MCLR Memo E MP-Di MPLA MPLA O OPCC OPTIC OSC 2 OSC11	DN 17, 42, 47, DG	48 47 23 71 18 42 111 71 53 43 37 53 48 37 9
INTCC INTEE Interru F Ir Ir K KeeLo Loadir M Loadir M MCLR Memo C M MCLR M MPLA MPLA O OPCC OPTIC OSC S OSC11 OSC2 OScilla	DN 17, 42, 47, DG	48 47 47 23 71 18 42 12 111 71 53 437 .9 .9 46 .9 .9 .46
INTCC INTEE Interru F In Interru K KeeLc Loadir M Loadir M MCLR M MCLR M MCLR M MP-Di MPLA O OPCC OPCC OPCC OSC11 OSC2 OSC11 OSC2	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 71 53 437 53 437 9 46 46 46
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG	48 47 23 47 71 18 42 12 11 71 18 42 12 11 71 53 437 .9 46 40
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG	48 47 47 71 18 42 121 111 77 53 37 9 464 40 40 40
INTCC INTEE Interru F Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir Ir	DN 17, 42, 47, DG	48 47 23 71 18 42 121 111 71 538 37 9 464 40 32

© 1996-2013 Microchip Technology Inc.

PIC16F8X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	-XX X /XX Frequency Temperature Package Range Range	XXX Pattern	Examples: a) PIC16F84 -04/P 301 = Commercial temp., PDIP package, 4 MHz, normal
Device	PIC16F8X ⁽²⁾ , PIC16F8XT ⁽³⁾ PIC16LF8X ⁽²⁾ , PIC16LF8XT ⁽³⁾ PIC16F8XA ⁽²⁾ , PIC16F8XAT ⁽³⁾ PIC16LF8XA ⁽²⁾ , PIC16LF8XAT ⁽³⁾ PIC16CR8X ⁽²⁾ , PIC16CR8XT ⁽³⁾ PIC16LCR8X ⁽²⁾ , PIC16LCR8XT ⁽³⁾		 VDD limits, QTP pattern #301. b) PIC16LF84 - 04I/SO = Industrial temp., SOIC package, 200 kHz, Extended VDD limits. c) PIC16CR84 - 10I/P = ROM program memory, Industrial temp., PDIP package, 10MHz, pormal VDD limits
Frequency Range	$\begin{array}{rcl} 04 & = 4 \text{ MHz} \\ 10 & = 10 \text{ MHz} \\ 20 & = 20 \text{ MHz} \\ b^{(1)} & = 0^{\circ}\text{C to } \pm 70^{\circ}\text{C } (Corr$	mercial)	Note 1: b = blank 2: F = Standard VDD range
Range Package	P = PDIP $SO = SOIC (Gull Wing, 300 mil)$ $SS = SSOP$	body)	LF = Extended VDD range CR = ROM Version, Standard VDD range LCR = ROM Version, Extended VDD range
Pattern	3-digit Pattern Code for QTP, ROM (blank otherwise)		3: I = In tape and reel - SOIC, SSOP packages only.

SALES AND SUPPORT

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office.
- 2. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).