
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	I <sup>2</sup> C, Microwire, SPI, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	28
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-HVQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1311fhn33-01-55

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 32-bit ARM Cortex-M3 microcontroller


Type number	Flash	Total SRAM	USB	Power profiles	UART RS-485	l <sup>2</sup> C/ Fast+	SSP	ADC channels	Pins	Package
LPC1342FHN33	16 kB	4 kB	Device	no	1	1	1	8	33	HVQFN33
LPC1342FBD48	16 kB	4 kB	Device	no	1	1	1	8	48	LQFP48
LPC1343FHN33	32 kB	8 kB	Device	no	1	1	1	8	33	HVQFN33
LPC1343FBD48	32 kB	8 kB	Device	no	1	1	1	8	48	LQFP48

#### Table 2. Ordering options for LPC1311/13/42/43 ...continued

Product data sheet

#### 32-bit ARM Cortex-M3 microcontroller


## 5. Block diagram



32-bit ARM Cortex-M3 microcontroller

## 6. Pinning information


## 6.1 Pinning



## **NXP Semiconductors**

# LPC1311/13/42/43

### 32-bit ARM Cortex-M3 microcontroller



#### 32-bit ARM Cortex-M3 microcontroller

Symbol	Pin	Start logic input	Туре	Reset state [1]	Description
PIO1_7/TXD/	32 <u>[3]</u>	yes	I/O	I; PU	PIO1_7 — General purpose digital input/output pin.
CT32B0_MAT1			0	-	<b>TXD</b> — Transmitter output for UART.
			0	-	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
PIO1_8/	7 <u>[3]</u>	yes	I/O	I; PU	PIO1_8 — General purpose digital input/output pin.
CT16B1_CAP0			I	-	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.
PIO1_9/	12 <u>[3]</u>	yes	I/O	I; PU	PIO1_9 — General purpose digital input/output pin.
CT16B1_MAT0			0	-	CT16B1_MAT0 — Match output 0 for 16-bit timer 1.
PIO1_10/AD6/	20 <u>[5]</u>	yes	I/O	I; PU	PIO1_10 — General purpose digital input/output pin.
CT16B1_MAT1			I	-	AD6 — A/D converter, input 6.
			0	-	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
PIO1_11/AD7	27 <u>[5]</u>	yes	I/O	I; PU	PIO1_11 — General purpose digital input/output pin.
			I	-	AD7 — A/D converter, input 7.
PIO2_0/DTR	1 <u>[3]</u>	yes	I/O	I; PU	PIO2_0 — General purpose digital input/output pin.
			0	-	<b>DTR</b> — Data Terminal Ready output for UART.
PIO3_2	28 <u>[3]</u>	yes	I/O	I; PU	PIO3_2 — General purpose digital input/output pin.
PIO3_4	13 <u>[3]</u>	no	I/O	I; PU	PIO3_4 — General purpose digital input/output pin (LPC1311/13 only).
PIO3_5	14 <u>[3]</u>	no	I/O	I; PU	PIO3_5 — General purpose digital input/output pin (LPC1311/13 only).
USB_DM	13 <u>[6]</u>	no	I/O	F	USB_DM — USB bidirectional D– line (LPC1342/43 only).
USB_DP	14 <u><sup>[6]</sup></u>	no	I/O	F	USB_DP — USB bidirectional D+ line (LPC1342/43 only).
V <sub>DD</sub>	6; 29	-	I	-	3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	4 <u>[7]</u>	-	I	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5 <u>[7]</u>	-	0	-	Output from the oscillator amplifier.
V <sub>SS</sub>	33	-	-	-	Thermal pad. Connect to ground.

#### Table 4. LPC1311/13/42/43 HVQFN33 pin description table ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (for V<sub>DD</sub> = 3.3 V, pin is pulled up to 2.6 V for parts LPC1311/13/42/43 and pulled up to 3.3 V for parts LPC1311/01 and LPC1313/01); IA = inactive, no pull-up/down enabled. F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2] 5 V tolerant pad. See <u>Figure 37</u> for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 36).


[4] I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see <u>Figure 36</u>).

[6] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.

[7] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

#### 32-bit ARM Cortex-M3 microcontroller




## 7.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

LPC1311\_13\_42\_43

#### 32-bit ARM Cortex-M3 microcontroller



#### 7.18.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the system PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

LPC1311\_13\_42\_43

32-bit ARM Cortex-M3 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
/ <sub>0</sub>	output voltage	output active		0	-	$V_{DD}$	V
/ <sub>IH</sub>	HIGH-level input voltage			0.7V <sub>DD</sub>	-	-	V
/ <sub>IL</sub>	LOW-level input voltage			-	-	$0.3V_{DD}$	V
/ <sub>hys</sub>	hysteresis voltage			0.4	-	-	V
V <sub>ОН</sub>	HIGH-level output	2.5 V $\leq$ V_{DD} $\leq$ 3.6 V; I_{OH} = –4 mA		$V_{DD}-0.4$	-	-	V
	voltage	2.0 V $\leq$ V_{DD} $<$ 2.5 V; I_{OH} = –3 mA		$V_{DD}-0.4$	-	-	V
V <sub>OL</sub>	LOW-level output	$2.5~\text{V} \leq \text{V}_{DD} \leq 3.6~\text{V};~\text{I}_{OL}$ = 4 mA		-	-	0.4	V
	voltage	$2.0~V \leq V_{DD}~<2.5~V;~I_{OL}=3~mA$		-	-	0.4	V
он	HIGH-level output current	$2.5 V \le V_{DD} \le 3.6 V;$ $V_{OH} = V_{DD} - 0.4 V$		-4	-	-	mA
		$\begin{array}{l} 2.0 \; V \leq V_{DD} \; < 2.5 \; V; \\ V_{OH} = V_{DD} - 0.4 \; V \end{array}$		-3	-	-	mA
OL	LOW-level output	$2.5 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}; \text{ V}_{\text{OL}} = 0.4 \text{ V}$		4	-	-	mA
	current	$2.0 \text{ V} \leq \text{V}_{\text{DD}} < 2.5 \text{ V}; \text{ V}_{\text{OL}} = 0.4 \text{ V}$		3	-	-	mA
онѕ	HIGH-level short-circuit output current	V <sub>OH</sub> = 0 V	[15]	-	-	-45	mA
OLS	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[15]	-	-	50	mA
pd	pull-down current	V <sub>I</sub> = 5 V		10	50	150	μA
pu	pull-up current	$V_{I} = 0 V$		-15	-50	-85	μA
		$V_{DD} < V_{I} < 5 V$		0	0	0	μΑ
High-dri	ve output pin (PIO0_7);	see Figure 19 and Figure 21					
IL	LOW-level input current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled		-	0.5	10	nA
Ін	HIGH-level input current	$V_I = V_{DD}$ ; on-chip pull-down resistor disabled		-	0.5	10	nA
oz	OFF-state output current	$V_O = 0 V$ ; $V_O = V_{DD}$ ; on-chip pull-up/down resistors disabled		-	0.5	10	nA
VI	input voltage	pin configured to provide a digital function	[12][13] [14]	0	-	5.0	V
Vo	output voltage	output active		0	-	V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage			$0.7V_{DD}$	-	-	V
VIL	LOW-level input voltage			-	-	$0.3V_{DD}$	V
V <sub>hys</sub>	hysteresis voltage			0.4	-	-	V
V <sub>OH</sub>	HIGH-level output	$2.5~V \leq V_{DD} \leq 3.6~V;~I_{OH}$ = $-20~mA$		$V_{DD} - 0.4$	-	-	V
	voltage	$2.0 \text{ V} \leq \text{V}_{\text{DD}}$ < $2.5 \text{ V}$ ; $I_{\text{OH}}$ = $-12 \text{ mA}$		$V_{DD}-0.4$	-	-	V
V <sub>OL</sub>	LOW-level output	$2.5~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V};~\text{I}_{\text{OL}} = 4~\text{mA}$		-	-	0.4	V
	voltage	$2.0 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}; \text{ I}_{\text{OL}} = 3 \text{ mA}$		-	-	0.4	V


#### Table 7. Static characteristics ...continued $T_{amb} = -40 \degree C$ to +85 $\degree C$ . unless otherwise specified.

LPC1311\_13\_42\_43

## **NXP Semiconductors**

# LPC1311/13/42/43

#### 32-bit ARM Cortex-M3 microcontroller



32-bit ARM Cortex-M3 microcontroller

## 9.1 BOD static characteristics for LPC1300 series

**Remark:** Applies to parts LPC1311/13/42/43 and all their packages.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>th</sub>	threshold voltage	interrupt level 0				
		assertion	-	1.69	-	V
		de-assertion	-	1.84	-	V
		interrupt level 1				
		assertion	-	2.29	-	V
		de-assertion	-	2.44	-	V
		interrupt level 2				
		assertion	-	2.59	-	V
		de-assertion	-	2.74	-	V
		interrupt level 3				
		assertion	-	2.87	-	V
		de-assertion	-	2.98	-	V
		reset level 0				
		assertion	-	1.49	-	V
		de-assertion	-	1.64	-	V

Table 9.BOD static characteristics $T_{amb} = 25 \circ C.$ 

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC13xx* user manual.

32-bit ARM Cortex-M3 microcontroller

# 9.2 BOD static characteristics for LPC1300L series (LPC1311/01 and LPC1313/01)

**Remark:** Applies to parts LPC1311/01 and LPC1313/01 and all packages.

Table 10.	BOD static characteristics <sup>[1]</sup>	
$T_{amb} = 25^{\circ}$	С.	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th</sub>	threshold voltage	interrupt level 0				
		assertion	-	1.65	-	V
		de-assertion	-	1.80	-	V
		interrupt level 1				
		assertion	-	2.22	-	V
		de-assertion	-	2.35	-	V
		interrupt level 2				
		assertion	-	2.52	-	V
		de-assertion	-	2.66	-	V
		interrupt level 3				
		assertion	-	2.80	-	V
		de-assertion	-	2.90	-	V
		reset level 0				
		assertion	-	1.46	-	V
		de-assertion	-	1.63	-	V
		reset level 1				
		assertion	-	2.06	-	V
		de-assertion	-	2.15	-	V
		reset level 2				
		assertion	-	2.35	-	V
		de-assertion	-	2.43	-	V
		reset level 3				
		assertion	-	2.63	-	V
		de-assertion	-	2.71	-	V

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *LPC13xx* user manual.


## 9.3 Power consumption for LPC1300 series

Remark: Applies to parts LPC1311/13/42/43 and all their packages.

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC13xx user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.

32-bit ARM Cortex-M3 microcontroller




# 9.4 Power consumption for LPC1300L series (LPC1311/01 and LPC1313/01)


Remark: Applies to parts LPC1311/01 and LPC1313/01 and all their packages.

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions (see *LPC13xx user manual*):

- Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
- Configure GPIO pins as outputs using the GPIOnDIR registers.
- Write 0 to all GPIOnDATA registers to drive the outputs LOW.

### 32-bit ARM Cortex-M3 microcontroller






### 32-bit ARM Cortex-M3 microcontroller

	-			-	-
Peripheral	Typical	supply cur	rent in mA	4	Notes
	n/a	12 MHz	48 MHz	72 MHz	
GPIO	-	0.21	0.80	1.17	GPIO pins configured as outputs and set to LOW. Direction and pin state are maintained if the GPIO is disabled in the SYSAHBCLKCFG register.
IOCONFIG	-	0.00	0.02	0.02	-
I2C	-	0.03	0.12	0.17	-
ROM	-	0.04	0.15	0.22	•
SSP0	-	0.11	0.41	0.60	-
SSP1	-	0.11	0.41	0.60	On LPC1313FBD48/01 only.
UART	-	0.20	0.76	1.11	-
WDT	-	0.01	0.05	0.08	Main clock selected as clock source for the WDT.
USB	-	-	3.91	-	Main clock selected as clock source for the USB. USB_DP and USB_DM pulled LOW externally.
USB	-	1.84	4.19	5.71	Dedicated USB PLL selected as clock source for the USB. USB_DP and USB_DM pulled LOW externally.

#### Table 11. Power consumption for individual analog and digital blocks ... continued

## 9.6 Electrical pin characteristics



32-bit ARM Cortex-M3 microcontroller

## 10.3 External clock


#### Table 14. Dynamic characteristic: external clock

 $T_{amb} = -40 \circ C$  to +85  $\circ C$ ;  $V_{DD}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f <sub>osc</sub>	oscillator frequency		1	-	25	MHz
T <sub>cy(clk)</sub>	clock cycle time		40	-	1000	ns
t <sub>CHCX</sub>	clock HIGH time		$T_{cy(clk)}  imes 0.4$	-	-	ns
t <sub>CLCX</sub>	clock LOW time		$T_{cy(clk)}  imes 0.4$	-	-	ns
t <sub>CLCH</sub>	clock rise time		-	-	5	ns
t <sub>CHCL</sub>	clock fall time		-	-	5	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



#### 32-bit ARM Cortex-M3 microcontroller

## 10.4 Internal oscillators


#### Table 15. Dynamic characteristics: IRC

 $T_{amb} = -40 \circ C$  to +85  $\circ C$ ; 2.7 V  $\leq V_{DD} \leq 3.6 V^{[1]}$ .

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
f <sub>osc(RC)</sub>	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



#### Table 16. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
f <sub>osc(int)</sub>	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register;	<u>[2][3]</u>	-	7.8	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register	[2][3]	-	1700	-	kHz

[1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.

[2] The typical frequency spread over processing and temperature (T<sub>amb</sub> =  $-40 \text{ }^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ ) is ±40 %.

[3] See the LPC13xx user manual.

### 32-bit ARM Cortex-M3 microcontroller

## 11.7 ElectroMagnetic Compatibility (EMC)

Radiated emission measurements according to the IEC61967-2 standard using the TEM-cell method are shown for the LPC1343FBD48 in Table 23.

Table 23.ElectroMagnetic Compatibility (EMC) for part LPC1343FBD48 (TEM-cell method) $V_{DD} = 3.3 V$ ;  $T_{amb} = 25$  °C.

Parameter	Frequency band	System clo	ock =			Unit
		12 MHz	24 MHz	48 MHz	72 MHz	
Input clock:	IRC (12 MHz)					
maximum peak level	150 kHz - 30 MHz	-6	-5	-7	-7	dBμV
	30 MHz - 150 MHz	-1	+3	+9	+13	dBμV
	150 MHz - 1 GHz	+3	+7	+15	+19	dBμV
IEC level <sup>[1]</sup>	-	0	Ν	М	L	-
Input clock:	crystal oscillator (12	MHz)				
maximum peak level	150 kHz - 30 MHz	-5	-5	-7	-7	dBμV
	30 MHz - 150 MHz	0	+4	+9	+13	dBμV
	150 MHz - 1 GHz	3	+8	+15	+20	dBμV
IEC level <sup>[1]</sup>	-	0	Ν	М	L	-

[1] IEC levels refer to Appendix D in the IEC61967-2 Specification.

LPC1311\_13\_42\_43

32-bit ARM Cortex-M3 microcontroller

## 14. Abbreviations

	Abbreviations
Acronym	Description
A/D	Analog-to-Digital
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
EOP	End Of Packet
ETM	Embedded Trace Macrocell
FIFO	First-In, First-Out
GPIO	General Purpose Input/Output
HID	Human Interface Device
I/O	Input/Output
LSB	Least Significant Bit
MSC	Mass Storage Class
PHY	Physical Layer
PLL	Phase-Locked Loop
SE0	Single Ended Zero
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
SoF	Start-of-Frame
ТСМ	Tightly-Coupled Memory
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

LPC1311\_13\_42\_43

#### 32-bit ARM Cortex-M3 microcontroller

## 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com.

## 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer. unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers** 16.3

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 32-bit ARM Cortex-M3 microcontroller

12	Package outline 65
13	Soldering 67
14	Abbreviations 69
15	Revision history 70
16	Legal information 71
16.1	Data sheet status 71
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks
17	Contact information 72
18	Contents 73

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 June 2012 Document identifier: LPC1311\_13\_42\_43