



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | I ² C, Microwire, SPI, SSI, SSP, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 40 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc1343fbd48-151 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M3 microcontroller

- Unique device serial number for identification.
- Available as 48-pin LQFP package and 33-pin HVQFN package.

3. Applications

- eMetering
- Lighting
- Alarm systems
- White goods

4. Ordering information

| Table 1. Ordering i | information | | |
|---------------------|-------------|---|----------|
| Type number | Package | | |
| | Name | Description | Version |
| LPC1311FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1311FHN33/01 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1313FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1313FHN33/01 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1313FBD48 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm | SOT313-2 |
| LPC1313FBD48/01 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm | SOT313-2 |
| LPC1342FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1342FBD48 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm | SOT313-2 |
| LPC1343FHN33 | HVQFN33 | HVQFN33: plastic thermal enhanced very thin quad flat package; no leads; 33 terminals; body $7 \times 7 \times 0.85$ mm | n/a |
| LPC1343FBD48 | LQFP48 | LQFP48: plastic low profile quad flat package; 48 leads; body 7 \times 7 \times 1.4 mm | SOT313-2 |

4.1 Ordering options

Table 2. Ordering options for LPC1311/13/42/43

| Type number | Flash | Total SRAM | USB | Power profiles | UART RS-485 | l ² C/ Fast+ | SSP | ADC channels | Pins | Package |
|-----------------|-------|---------------|-----|-------------------|----------------|----------------------------|-----|-----------------|------|---------|
| LPC1311FHN33 | 8 kB | 4 kB | - | no | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1311FHN33/01 | 8 kB | 4 kB | - | yes | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1313FHN33 | 32 kB | 8 kB | - | no | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1313FHN33/01 | 32 kB | 8 kB | - | yes | 1 | 1 | 1 | 8 | 33 | HVQFN33 |
| LPC1313FBD48 | 32 kB | 8 kB | - | no | 1 | 1 | 1 | 8 | 48 | LQFP48 |
| LPC1313FBD48/01 | 32 kB | 8 kB | - | yes | 1 | 1 | 2 | 8 | 48 | LQFP48 |

LPC1311_13_42_43

32-bit ARM Cortex-M3 microcontroller



LPC1311_13_42_43

32-bit ARM Cortex-M3 microcontroller

6.2 Pin description

| Table 3. LPC1313/42 | /43 LC | QFP48 pi | in desc | ription | table |
|---|--------------------------|-------------------------|---------|-----------------------|--|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description |
| RESET/PIO0_0 | 3 <u>[2]</u> | yes | I | I; PU | RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. |
| | | | I/O | - | PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter. |
| PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE | 4 <u>[3]</u> | yes | I/O | I; PU | PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1342/43 only, see description of PIO0_3). |
| | | | 0 | - | CLKOUT — Clockout pin. |
| | | | 0 | - | CT32B0_MAT2 — Match output 2 for 32-bit timer 0. |
| | | | 0 | - | USB_FTOGGLE — USB 1 ms Start-of-Frame signal (LPC1342/43 only). |
| PIO0_2/SSEL0/ | 10 <u>[3]</u> | yes | I/O | I; PU | PIO0_2 — General purpose digital input/output pin. |
| CT16B0_CAP0 | | | I/O | - | SSEL0 — Slave select for SSP0. |
| | | | I | - | CT16B0_CAP0 — Capture input 0 for 16-bit timer 0. |
| PIO0_3/USB_VBUS | 14 <u>^[3]</u> | l yes | I/O | I; PU | PIO0_3 — General purpose digital input/output pin. LPC1342/43 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration. |
| | | | I | - | USB_VBUS — Monitors the presence of USB bus power (LPC1342/43 only). |
| PIO0_4/SCL | 15 <u>^[4]</u> | yes | I/O | I; IA | PIO0_4 — General purpose digital input/output pin (open-drain). |
| | | | I/O | - | SCL — I ² C-bus clock input/output (open-drain). High-current sink only if I ² C Fast-mode Plus is selected in the I/O configuration register. |
| PIO0_5/SDA | 16 <u>^[4]</u> | yes | I/O | I; IA | PIO0_5 — General purpose digital input/output pin (open-drain). |
| | | | I/O | - | SDA — I^2C -bus data input/output (open-drain). High-current sink only if I^2C Fast-mode Plus is selected in the I/O configuration register. |
| PIO0_6/ | 22 <u>[3]</u> | yes | I/O | I; PU | PIO0_6 — General purpose digital input/output pin. |
| USB_CONNECT/ SCK0 | | | 0 | - | USB_CONNECT — Signal used to switch an external 1.5 k Ω resistor under software control. Used with the SoftConnect USB feature (LPC1342/43 only). |
| | | | I/O | - | SCK0 — Serial clock for SSP0. |
| PIO0_7/CTS | 23 <u>[3]</u> | yes | I/O | I; PU | PIO0_7 — General purpose digital input/output pin (high-current output driver). |
| | | | I | - | CTS — Clear To Send input for UART. |
| PIO0_8/MISO0/ | 27 <u>[3]</u> | yes | I/O | I; PU | PIO0_8 — General purpose digital input/output pin. |
| CT16B0_MAT0 | | | I/O | - | MISO0 — Master In Slave Out for SSP0. |
| | | | 0 | - | CT16B0_MAT0 — Match output 0 for 16-bit timer 0. |

32-bit ARM Cortex-M3 microcontroller

| | /10/42 | 740 110 | | pin ac | | | | | |
|---|-----------------------------|-------------------------|--------------|-----------------------|--|---|-----|-------|---|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description | | | | |
| RESET/PIO0_0 2 ^[2] yes | | yes | I | I; PU | RESET — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. | | | | |
| | | | I/O | - | PIO0_0 — General purpose digital input/output pin with 10 ns glitch filter. | | | | |
| PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE | 3 <u>[3]</u> | yes | I/O | I; PU | PIO0_1 — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration (USB on LPC1342/43 only, see description of PIO0_3). | | | | |
| | | | 0 | - | CLKOUT — Clock out pin. | | | | |
| | | | 0 | - | CT32B0_MAT2 — Match output 2 for 32-bit timer 0. | | | | |
| | | | 0 | - | USB_FTOGGLE — USB 1 ms Start-of-Frame signal (LPC1342/43 only). | | | | |
| PIO0_2/SSEL0/ | 8 <u>[3]</u> | yes | I/O | I; PU | PIO0_2 — General purpose digital input/output pin. | | | | |
| CT16B0_CAP0 | | | I/O | - | SSEL0 — Slave select for SSP0. | | | | |
| | | | I | - | CT16B0_CAP0 — Capture input 0 for 16-bit timer 0. | | | | |
| PIO0_3/ USB_VBUS | 9 <u>^[3]</u> yes | | 9 <u>[3]</u> | 9 <u>[3]</u> | 9 <u>[3]</u> | yes | I/O | I; PU | PIO0_3 — General purpose digital input/output pin. LPC1342/43 only: A LOW level on this pin during reset starts the ISP command handler, a HIGH level starts the USB device enumeration. |
| | | | I | - | USB_VBUS — Monitors the presence of USB bus power (LPC1342/43 only). | | | | |
| PIO0_4/SCL | 10 <u>[4]</u> | yes | I/O | I; IA | PIO0_4 — General purpose digital input/output pin (open-drain). | | | | |
| | | | I/O | - | $\label{eq:scl} \begin{array}{l} \textbf{SCL} - I^2 C \text{-bus clock input/output (open-drain). High-current sink only if} \\ I^2 C \text{ Fast-mode Plus is selected in the I/O configuration register.} \end{array}$ | | | | |
| PIO0_5/SDA | 11 <u>[4]</u> | yes | I/O | I; IA | PIO0_5 — General purpose digital input/output pin (open-drain). | | | | |
| | | | I/O | - | SDA — I^2C -bus data input/output (open-drain). High-current sink only if I^2C Fast-mode Plus is selected in the I/O configuration register. | | | | |
| PIO0_6/ | 15 <u>[3]</u> | yes | I/O | I; PU | PIO0_6 — General purpose digital input/output pin. | | | | |
| USB_CONNECT/ SCK0 | | | | 0 | - | USB_CONNECT — Signal used to switch an external 1.5 k Ω resistor under software control. Used with the SoftConnect USB feature (LPC1342/43 only). | | | |
| | | | I/O | - | SCK0 — Serial clock for SSP0. | | | | |
| PIO0_7/CTS | 16 <u>[3]</u> | yes | I/O | I; PU | PIO0_7 — General purpose digital input/output pin (high-current output driver). | | | | |
| | | | I | - | CTS — Clear To Send input for UART. | | | | |
| PIO0_8/MISO0/ | 17 <u>[3]</u> | yes | I/O | I; PU | PIO0_8 — General purpose digital input/output pin. | | | | |
| CT16B0_MAT0 | | | I/O | - | MISO0 — Master In Slave Out for SSP0. | | | | |
| | | | 0 | - | CT16B0_MAT0 — Match output 0 for 16-bit timer 0. | | | | |
| PIO0_9/MOSI0/ | 18 <u>[3]</u> | yes | I/O | I; PU | PIO0_9 — General purpose digital input/output pin. | | | | |
| CT16B0_MAT1/ SWO | | | I/O | - | MOSI0 — Master Out Slave In for SSP0. | | | | |
| | | | 0 | - | CT16B0_MAT1 — Match output 1 for 16-bit timer 0. | | | | |
| | | | 0 | - | SWO — Serial wire trace output. | | | | |

Table 4 LPC1311/13/42/43 HVQFN33 pin description table

LPC1311_13_42_43

32-bit ARM Cortex-M3 microcontroller

| | / 10/ 12 | | | pin ao | |
|-----------------|--------------------------|-------------------------|------|-----------------------|---|
| Symbol | Pin | Start logic input | Туре | Reset state [1] | Description |
| PIO1_7/TXD/ | 32 <u>[3]</u> | yes | I/O | I; PU | PIO1_7 — General purpose digital input/output pin. |
| CT32B0_MAT1 | | | 0 | - | TXD — Transmitter output for UART. |
| | | | 0 | - | CT32B0_MAT1 — Match output 1 for 32-bit timer 0. |
| PIO1_8/ | 7 <u>[3]</u> | yes | I/O | I; PU | PIO1_8 — General purpose digital input/output pin. |
| CT16B1_CAP0 | | | I | - | CT16B1_CAP0 — Capture input 0 for 16-bit timer 1. |
| PIO1_9/ | 12 <u>[3]</u> | yes | I/O | I; PU | PIO1_9 — General purpose digital input/output pin. |
| CT16B1_MAT0 | | | 0 | - | CT16B1_MAT0 — Match output 0 for 16-bit timer 1. |
| PIO1_10/AD6/ | 20 <u>[5]</u> | yes | I/O | I; PU | PIO1_10 — General purpose digital input/output pin. |
| CT16B1_MAT1 | | | Ι | - | AD6 — A/D converter, input 6. |
| | | | 0 | - | CT16B1_MAT1 — Match output 1 for 16-bit timer 1. |
| PIO1_11/AD7 | 27 <u>^[5]</u> | yes | I/O | I; PU | PIO1_11 — General purpose digital input/output pin. |
| | | | Ι | - | AD7 — A/D converter, input 7. |
| PIO2_0/DTR | 1 <u>[3]</u> | yes | I/O | I; PU | PIO2_0 — General purpose digital input/output pin. |
| | | | 0 | - | DTR — Data Terminal Ready output for UART. |
| PIO3_2 | 28 <u>[3]</u> | yes | I/O | I; PU | PIO3_2 — General purpose digital input/output pin. |
| PIO3_4 | 13 <u>[3]</u> | no | I/O | I; PU | PIO3_4 — General purpose digital input/output pin (LPC1311/13 only). |
| PIO3_5 | 14 <u>[3]</u> | no | I/O | I; PU | PIO3_5 — General purpose digital input/output pin (LPC1311/13 only). |
| USB_DM | 13 <u>[6]</u> | no | I/O | F | USB_DM — USB bidirectional D- line (LPC1342/43 only). |
| USB_DP | 14 <u>^[6]</u> | no | I/O | F | USB_DP — USB bidirectional D+ line (LPC1342/43 only). |
| V _{DD} | 6; 29 | - | I | - | 3.3 V supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage. |
| XTALIN | 4 <u>[7]</u> | - | I | - | Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V. |
| XTALOUT | 5 <u>[7]</u> | - | 0 | - | Output from the oscillator amplifier. |
| V _{SS} | 33 | - | - | - | Thermal pad. Connect to ground. |

Table 4. LPC1311/13/42/43 HVQFN33 pin description table ...continued

[1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (for V_{DD} = 3.3 V, pin is pulled up to 2.6 V for parts LPC1311/13/42/43 and pulled up to 3.3 V for parts LPC1311/01 and LPC1313/01); IA = inactive, no pull-up/down enabled. F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2] 5 V tolerant pad. See <u>Figure 37</u> for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode.

[3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 36).

[4] I²C-bus pads compliant with the I²C-bus specification for I²C standard mode and I²C Fast-mode Plus.

[5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see <u>Figure 36</u>).

[6] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.

[7] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

32-bit ARM Cortex-M3 microcontroller

7. Functional description

7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus (see <u>Figure 1</u>). The I-code and D-code core buses are faster than the system bus and are used similarly to TCM interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware multiply and divide, interruptible/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the *Cortex-M3 Technical Reference Manual* which is available on the official ARM website.

7.3 On-chip flash program memory

The LPC1311/13/42/43 contain 32 kB (LPC1313 and LPC1343), 16 kB (LPC1342), or 8 kB (LPC1311) of on-chip flash memory.

7.4 On-chip SRAM

The LPC1311/13/42/43 contain a total of 8 kB (LPC1343 and LPC1313) or 4 kB (LPC1342 and LPC1311) on-chip static RAM memory.

7.5 Memory map

The LPC1311/13/42/43 incorporate several distinct memory regions. <u>Figure 6</u> shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 MB in size and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kB of space. This allows simplifying the address decoding for each peripheral.

32-bit ARM Cortex-M3 microcontroller

- On the LPC1311/13/42/43, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 2.6 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.
- On the LPC1311/01 and LPC1313/01, all GPIO pins (except PIO0_4 and PIO0_5) are pulled up to 3.3 V (V_{DD} = 3.3 V) if their pull-up resistor is enabled in the IOCONFIG block.

7.9 USB interface (LPC1342/43 only)

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC1342/43 USB interface is a device controller with on-chip PHY for device functions.

7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

7.9.1.1 Features

- Dedicated USB PLL available.
- Fully compliant with USB 2.0 specification (full speed).
- Supports 10 physical (5 logical) endpoints with up to 64 bytes buffer RAM per endpoint (see <u>Table 5</u>).
- Supports Control, Bulk, Isochronous, and Interrupt endpoints.
- Supports SoftConnect feature.
- Double buffer implementation for Bulk and Isochronous endpoints.

Table 5. USB device endpoint configuration

| Logical endpoint | Physical endpoint | Endpoint type | Direction | Packet size (byte) | Double buffer |
|---------------------|-------------------|----------------|-----------|-----------------------|---------------|
| 0 | 0 | Control | out | 64 | no |
| 0 | 1 | Control | in | 64 | no |
| 1 | 2 | Interrupt/Bulk | out | 64 | no |
| 1 | 3 | Interrupt/Bulk | in | 64 | no |
| 2 | 4 | Interrupt/Bulk | out | 64 | no |
| 2 | 5 | Interrupt/Bulk | in | 64 | no |
| 3 | 6 | Interrupt/Bulk | out | 64 | yes |
| 3 | 7 | Interrupt/Bulk | in | 64 | yes |
| 4 | 8 | Isochronous | out | 512 | yes |
| 4 | 9 | Isochronous | in | 512 | yes |

32-bit ARM Cortex-M3 microcontroller

7.10 UART

The LPC1311/13/42/43 contains one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.10.1 Features

- Maximum UART data bit rate of 4.5 MBit/s.
- 16-byte receive and transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- Support for modem control.

7.11 SSP serial I/O controller

The LPC1311/13/42/43 contain one SSP controller. An additional SSP controller is available on the LPC1313FBD48/01 package.

The SSP controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.1 Features

- Maximum SSP speed of 36 Mbit/s (master) or 6 Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame

7.12 I²C-bus serial I/O controller

The LPC1311/13/42/43 contain one I²C-bus controller.

32-bit ARM Cortex-M3 microcontroller



7.18.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the system PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

LPC1311_13_42_43

32-bit ARM Cortex-M3 microcontroller

7.18.5 Power control

The LPC1311/13/42/43 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

7.18.5.1 Power profiles (LPC1300L series, LPC1311/01 and LPC1313/01 only)

The power consumption in Active and Sleep modes can be optimized for the application through simple calls to the power profile. The power configuration routine configures the LPC1311/01 and the LPC1313/01 for one of the following power modes:

- Default mode corresponding to power configuration after reset.
- CPU performance mode corresponding to optimized processing capability.
- Efficiency mode corresponding to optimized balance of current consumption and CPU performance.
- Low-current mode corresponding to lowest power consumption.

In addition, the power profile includes routines to select the optimal PLL settings for a given system clock and PLL input clock.

7.18.5.2 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

7.18.5.3 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut down. As an exception, the user has the option to keep the watchdog oscillator and the BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows for additional power savings.

Up to 40 pins total can serve as external wake-up pins to the start logic to wake up the chip from Deep-sleep mode (see <u>Section 7.19.1</u>).

Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source should be switched to IRC before entering Deep-sleep mode, because the IRC can be switched on and off glitch-free.

NXP Semiconductors

LPC1311/13/42/43

- [3] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 8.
- [4] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 8.
- [5] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 8.
- [6] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 8.
- [7] $T_{amb} = 25$ °C; maximum sampling frequency $f_s = 400$ kSamples/s and analog input capacitance $C_{ia} = 1$ pF.
- [8] Input resistance R_i depends on the sampling frequency f_s : $R_i = 1 / (f_s \times C_{ia})$.

NXP Semiconductors

LPC1311/13/42/43



















32-bit ARM Cortex-M3 microcontroller



9.5 Peripheral power consumption

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG or PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at $T_{amb} = 25$ °C. Unless noted otherwise, the system oscillator and PLL are running in both measurements.

The supply currents are shown for system clock frequencies of 12 MHz, 48 MHz, and 72 MHz.

| Table 11. | Power consumption fo | r individua | analog and | digital blocks |
|-----------|----------------------|-------------|------------|----------------|
|-----------|----------------------|-------------|------------|----------------|

| Peripheral | Typical s | upply curi | rent in mA | | Notes | | |
|--|-----------|------------|------------|--------|--|--|--|
| | n/a | 12 MHz | 48 MHz | 72 MHz | | | |
| IRC | 0.23 | - | - | - | System oscillator running; PLL off; independent of main clock frequency. | | |
| System oscillator at 12 MHz | 0.23 | - | - | - | IRC running; PLL off; independent of main clock frequency. | | |
| Watchdog oscillator at 500 kHz/2 | 0.002 | - | - | - | System oscillator running; PLL off; independent of main clock frequency. | | |
| BOD | 0.045 | - | - | - | Independent of main clock frequency. | | |
| Main or USB PLL | - | 0.26 | 0.34 | 0.48 | - | | |
| ADC | - | 0.07 | 0.25 | 0.37 | - | | |
| CLKOUT | - | 0.14 | 0.56 | 0.82 | Main clock divided by 4 in the CLKOUTDIV register. | | |
| CT16B0 | - | 0.01 | 0.05 | 0.08 | - | | |
| CT16B1 | - | 0.01 | 0.04 | 0.06 | - | | |
| CT32B0 | - | 0.01 | 0.05 | 0.07 | - | | |
| CT32B1 | - | 0.01 | 0.04 | 0.06 | - | | |

LPC1311_13_42_43
Product data sheet

32-bit ARM Cortex-M3 microcontroller

11. Application information







11.2 XTAL input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i = 100 \text{ pF}$. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV(RMS) is needed.

32-bit ARM Cortex-M3 microcontroller

14. Abbreviations

| Table 24. | Abbrev | viations |
|-----------|--------|---|
| Acronym | | Description |
| A/D | | Analog-to-Digital |
| ADC | | Analog-to-Digital Converter |
| AHB | | Advanced High-performance Bus |
| AMBA | | Advanced Microcontroller Bus Architecture |
| APB | | Advanced Peripheral Bus |
| BOD | | BrownOut Detection |
| EOP | | End Of Packet |
| ETM | | Embedded Trace Macrocell |
| FIFO | | First-In, First-Out |
| GPIO | | General Purpose Input/Output |
| HID | | Human Interface Device |
| I/O | | Input/Output |
| LSB | | Least Significant Bit |
| MSC | | Mass Storage Class |
| PHY | | Physical Layer |
| PLL | | Phase-Locked Loop |
| SE0 | | Single Ended Zero |
| SPI | | Serial Peripheral Interface |
| SSI | | Serial Synchronous Interface |
| SSP | | Synchronous Serial Port |
| SoF | | Start-of-Frame |
| ТСМ | | Tightly-Coupled Memory |
| TTL | | Transistor-Transistor Logic |
| UART | | Universal Asynchronous Receiver/Transmitter |
| USB | | Universal Serial Bus |

LPC1311_13_42_43

32-bit ARM Cortex-M3 microcontroller

| 12 | Package outline 65 |
|------|------------------------|
| 13 | Soldering 67 |
| 14 | Abbreviations 69 |
| 15 | Revision history 70 |
| 16 | Legal information 71 |
| 16.1 | Data sheet status 71 |
| 16.2 | Definitions 71 |
| 16.3 | Disclaimers 71 |
| 16.4 | Trademarks 72 |
| 17 | Contact information 72 |
| 18 | Contents 73 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 June 2012 Document identifier: LPC1311_13_42_43