# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product StatusActiveProduct StatusARM Cortex@-M3Core Size32-Bit Single-CoreSpeed32-Mit Single-CoreConnectivityPCProjheralsRown-out Detect/Reset, Cap Sense, DMA, P'S, LCD, POR, PWM, WDTNumber of I/O83Program Memory SizeBAKB (384K × 8)Program Memory TypeFLASHEERROM Size12K × 8Nufser of Locy Cort/Not18V ~ 3.04Voltage - Supply (Voc/Vd)18V ~ 3.04Orditador TypeInternalOperating TypeInternalOperating TypeNot Size Cort/Not Size C	2014110	
Core Size32-Bit Single-CoreSpeed32/HzConnectivityP'C, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I*S, LCD, POR, PWM, WDTNumber of I/O83Program Memory Size384KB (384K x 8)Program Memory TypeFLASHEEPROM Size12K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Product Status	Active
Speed32MHzConnectivityPC, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O83Program Memory Size384KB (384K × 8)Program Memory TypeFLASHEEPROM Size12K × 8RAM Size48K × 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Core Processor	ARM® Cortex®-M3
ConnectivityIPC, IrDA, LINbus, SPI, UART/USART, USBPeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O83Program Memory Size384KB (384K x 8)Program Memory TypeFLASHEEPROM Size12K x 8RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Core Size	32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, Cap Sense, DMA, I²S, LCD, POR, PWM, WDTNumber of I/O83Program Memory Size384KB (384K x 8)Program Memory TypeFLASHEEPROM Size12K x 8RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Speed	32MHz
Number of I/O83Program Memory Size384KB (384K x 8)Program Memory TypeFLASHEEPROM Size12K x 8RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Program Memory Size384KB (384K x 8)Program Memory TypeFLASHEEPROM Size12K x 8RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size12K x 8RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Number of I/O	83
EEPROM Size12K x 8RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFP (14x14)	Program Memory Size	384KB (384K x 8)
RAM Size48K x 8Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)1.8V ~ 3.6VData ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	EEPROM Size	12K x 8
Data ConvertersA/D 25x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	RAM Size	48K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Operating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Data Converters	A/D 25x12b; D/A 2x12b
Mounting TypeSurface MountPackage / Case100-LQFPSupplier Device Package100-LQFP (14x14)	Oscillator Type	Internal
Package / Case     100-LQFP       Supplier Device Package     100-LQFP (14x14)	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package     100-LQFP (14x14)	Mounting Type	Surface Mount
	Package / Case	100-LQFP
Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152vdt6	Supplier Device Package	100-LQFP (14x14)
	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152vdt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3 Functional overview



#### Figure 1. Ultra-low-power STM32L151xD and STM32L152xD block diagram



DocID022027 Rev 11

	Functionaliti	Functionalities depending on the operating power supply range					
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation			
$V_{DD} = V_{DDA} = 2.0$ to 2.4 V	Conversion time up to 500 Ksps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation			
$V_{DD} = V_{DDA} = 2.4$ to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(2)</sup>	Range 1, Range 2 or Range 3	Full speed operation			

#### Table 3. Functionalities depending on the operating power supply range (continued)

 CPU frequency changes from initial to final must respect "F<sub>CPU</sub> initial < 4\*F<sub>CPU</sub> final" to limit V<sub>CORE</sub> drop due to current consumption peak when frequency increases. It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.

2. Should be USB compliant from I/O voltage standpoint, the minimum  $\rm V_{DD}$  is 3.0 V.

#### Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3



## 3.20 Development support

### 3.20.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

#### 3.20.2 Embedded Trace Macrocell™

The ARM<sup>®</sup> Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L151xD and STM32L152xD device through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



	F	Pins			311VI32L1313	_			Pin functions	
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Pin Type <sup>(1)</sup>	I / O structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
79	J12	57	-	-	PD10	I/O	FT	PD10	USART3_CK/LCD_SEG30/ FSMC_D15	-
80	J11	58	-	-	PD11	I/O	FT	PD11	USART3_CTS/LCD_SEG31 /FSMC_A16	-
81	J10	59	-	-	PD12	I/O	FT	PD12	TIM4_CH1/USART3_RTS/ LCD_SEG32/ FSMC_A17	-
82	H12	60	-	-	PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33/ FSMC_A18	-
83	-	-	-	-	V <sub>SS_8</sub>	S	-	V <sub>SS_8</sub>	-	-
84	-	-	-	-	V <sub>DD_8</sub>	S	-	V <sub>DD_8</sub>	-	-
85	H11	61	-	-	PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34/ FSMC_D0	-
86	H10	62	-	-	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35 /FSMC_D1	-
87	G10	-	-	-	PG2	I/O	FT	PG2	FSMC_A12	ADC_IN10b
88	F9	-	-	-	PG3	I/O	FT	PG3	FSMC_A13	ADC_IN11b
89	F10	-	-	-	PG4	I/O	FT	PG4	FSMC_A14	ADC_IN12b
90	E9	-	-	-	PG5	I/O	FT	PG5	FSMC_A15	-
91	-	-	-	-	PG6	I/O	FT	PG6	-	-
92	-	-	-	-	PG7	I/O	FT	PG7	-	-
93	-	-	-	-	PG8	I/O	FT	PG8	-	-
94	F6	-	-	-	V <sub>SS_9</sub>	S		V <sub>SS_9</sub>	-	-
95	G6	-	-	-	V <sub>DD_9</sub>	S		V <sub>DD_9</sub>	-	-
96	E12	63	37	E1	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/ LCD_SEG24/SDIO_D6	-
97	E11	64	38	E2	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/ LCD_SEG25/SDIO_D7	-
98	E10	65	39	E3	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26/ SDIO_D0	-
99	D12	66	40	D1	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27/ SDIO_D1	-

### Table 8. STM32L151xD and STM32L152xD pin definitions (continued)



## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 10: Voltage characteristics*, *Table 11: Current characteristics*, and *Table 12: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit	
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0		
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant pin	V <sub>SS</sub> –0.3	V <sub>DD</sub> +4.0	V	
VIN	Input voltage on any other pin	V <sub>SS</sub> –0.3	4.0		
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV	
V <sub>SSX</sub> –V <sub>SS</sub>	Variations between all different ground pins <sup>(3)</sup>	-	50		
V <sub>REF+</sub> –V <sub>DDA</sub>	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	V	
V <sub>ESD(HBM)</sub> Electrostatic discharge voltage (human body model)		see Secti	ion 6.3.12		

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 11* for maximum allowed injected current values.

3. Include  $V_{REF-}$  pin.

#### Table 11. Current characteristics

Symbol	Ratings	Max.	Unit
$I_{VDD(\Sigma)}$	Total current into sum of all $V_{DD_x}$ power lines (source) <sup>(1)</sup>	100	
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all $V_{SS_x}$ ground lines (sink) <sup>(1)</sup>	100	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD_x</sub> power pin (source) <sup>(1)</sup>	70	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS_x ground pin (sink) <sup>(1)</sup>	-70	
	Output current sunk by any I/O and control pin	25	
I <sub>IO</sub>	Output current sourced by any I/O and control pin	- 25	mA
51	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	60	
ΣΙ <sub>ΙΟ(ΡΙΝ)</sub>	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-60	
(3)	Injected current on five-volt tolerant I/O <sup>(4)</sup> , RST and B pins	-5/+0	
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on any other pin <sup>(5)</sup>	± 5	
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

3. Negative injection disturbs the analog performance of the device. See note in Section 6.3.19.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
M	Drown out react threshold 2	Falling edge	2.45	2.55	2.6	
V <sub>BOR3</sub>	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
M	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
V <sub>BOR4</sub>	BIOWN-OULTESEL INTESHOLU 4	Rising edge	2.78	2.9	2.95	
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
V <sub>PVD0</sub>	threshold 0	Rising edge	1.88	1.94	1.99	
V	PVD threshold 1	Falling edge	1.98	2.04	2.09	
V <sub>PVD1</sub>		Rising edge	2.08	2.14	2.18	
M	PVD threshold 2	Falling edge	2.20	2.24	2.28	v
V <sub>PVD2</sub>		Rising edge	2.28	2.34	2.38	V
V	PVD threshold 3	Falling edge	2.39	2.44	2.48	
V <sub>PVD3</sub>		Rising edge	2.47	2.54	2.58	
M	PVD threshold 4	Falling edge	2.57	2.64	2.69	
V <sub>PVD4</sub>		Rising edge	2.68	2.74	2.79	
M	PVD threshold 5	Falling edge	2.77	2.83	2.88	
V <sub>PVD5</sub>		Rising edge	2.87	2.94	2.99	
V	PVD threshold 6	Falling edge	2.97	3.05	3.09	
V <sub>PVD6</sub>		Rising edge	3.08	3.15	3.20	]
		BOR0 threshold	-	40	-	
V <sub>hyst</sub>	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

Table 14. Embedded reset and power control block characteristics (continued)

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.



Symbol	Parameter	Condit	tions	Тур	Max <sup>(1)</sup>	Unit
			$T_A = -40 \degree C$ to 25 $\degree C$ $V_{DD} = 1.8 V$	0.82	-	
		RTC clocked by LSI (no	$T_A$ = -40 °C to 25 °C	1.15	1.9	
		independent watchdog)	T <sub>A</sub> = 55 °C	1.15	2.2	
			T <sub>A</sub> = 85 °C	1.65	4	
I <sub>DD</sub> (Standby)	Supply current in Standby mode with RTC		T <sub>A</sub> = 105 °C	2.75	8.3 <sup>(2)</sup>	
(Standby with RTC)	enabled		T <sub>A</sub> = -40 °C to 25 °C V <sub>DD</sub> = 1.8 V	1.05	-	
		RTC clocked by LSE external quartz (no independent watchdog) <sup>(3)</sup>	$T_A$ = -40 °C to 25 °C	1.35	-	μA
			T <sub>A</sub> = 55 °C	1.55	-	
			T <sub>A</sub> = 85 °C	2.1	-	
			T <sub>A</sub> = 105 °C	3.3	-	
		Independent watchdog and LSI enabled	$T_A = -40 \ ^\circ C$ to 25 $^\circ C$	1	1.7	
I <sub>DD</sub>	Supply current in Standby mode (RTC disabled)		$T_A = -40 \text{ °C to } 25 \text{ °C}$	0.305	0.6	-
(Standby)		Independent watchdog	T <sub>A</sub> = 55 °C	0.365	0.9	
		and LSI OFF	T <sub>A</sub> = 85 °C	0.66	2.75	
			T <sub>A</sub> = 105 °C	2	7 <sup>(2)</sup>	
I <sub>DD</sub> (WU from Standby)	Supply current during wakeup time from Standby mode	-	T <sub>A</sub> = -40 °C to 25 °C	1	-	mA

Table 23. Typical and maximum current consumptions in Standby mode
--

1. Guaranteed by characterization results, unless otherwise specified.

2. Guaranteed by test in production.

3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

#### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on



		i onphorai o		1	,	
		Typical o	consumption,	V <sub>DD</sub> = 3.0 V, T	A = 25 °C	
Peripheral		Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
I <sub>DD (RTC)</sub>						
I <sub>DD (LCD)</sub>						
I <sub>DD (ADC)</sub> <sup>(4)</sup>						
I <sub>DD (DAC)</sub> <sup>(5)</sup>						
I <sub>DD (COMP1)</sub>			μA			
	Slow mode	2		2		
DD (COMP2)	Fast mode					
I <sub>DD (PVD / BOR)</sub> <sup>(6)</sup>						
I <sub>DD (IWDG)</sub>		0.25				

Table 24. Peripheral current co	nsumption <sup>(1)</sup> (continued)
---------------------------------	--------------------------------------

 Data based on differential I<sub>DD</sub> measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.

2. HSI oscillator is OFF for this measure.

- 3. In Low-power sleep and run mode, the Flash memory must always be in power-down mode.
- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

#### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under the conditions summarized in Table 13.




#### 6.3.10 FSMC characteristics

#### Asynchronous waveforms and timings

*Figure 18* through *Figure 21* represent asynchronous waveforms and *Table 37* through *Table 40* provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0 (AddressSetupTime = 1, for asynchronous multiplexed modes)
- AddressHoldTime = 1
- DataSetupTime = 1

#### Figure 18. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.




Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3*T <sub>HCLK</sub> - 1.5	3*T <sub>HCLK</sub> + 1	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	2*T <sub>HCLK</sub> - 1	2*T <sub>HCLK</sub>	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> + 0.5	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	5	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1.5	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub>	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD(address) valid hold time after FSMC_NADV high	T <sub>HCLK</sub> - 6	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	2*T <sub>HCLK</sub> - 1	-	ns
t <sub>h(BL_NOE)</sub>	FSMC_BL time after FSMC_NOE high	1.5	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	T <sub>HCLK</sub>	-	ns
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOE high setup time	T <sub>HCLK</sub>	-	ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	ns

Table 39. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>

1. C<sub>L</sub> = 30 pF.





DocID022027 Rev 11






Figure 24. Synchronous non-multiplexed NOR/PSRAM read timings

#### Table 43. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2*T <sub>HCLK</sub> - 0.5	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	0	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	3	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	3.5	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	0	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	T <sub>HCLK</sub> + 1	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	2.5	-	ns
t <sub>su(DV-CLKH)</sub>	FSMC_D[15:0] valid data before FSMC_CLK high	4	-	ns
t <sub>h(CLKH-DV)</sub>	FSMC_D[15:0] valid data after FSMC_CLK high	4	-	ns



#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 4	18.	Electrical	sensitivities
	τυ.		30113111411103

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78A	II level A

#### 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu$ A/+0  $\mu$ A range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the Table 49.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on all 5 V tolerant (FT) pins	-5 <sup>(1)</sup>	NA	
I <sub>INJ</sub>	Injected current on BOOT0	-0	NA	mA
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

#### Table 49. I/O current injection susceptibility

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 52*, respectively.

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under the conditions summarized in *Table 13*.


OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit		
	f	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	400	kHz		
00	f <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	400	KI IZ		
00	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	625	ns		
	t <sub>r(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	625	115		
	f	Maximum frequency <sup>(3)</sup>	$C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	2	MHz		
01	f <sub>max(IO)out</sub>		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	1			
01	t <sub>f</sub> (IO)out Output rise and fall ti	Output rise and fall time	$C_L$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	125	20		
	t <sub>r(IO)out</sub>		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	250	ns		
	-	-	Maximum frequency <sup>(3)</sup>	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	10	- MHz	
10	F <sub>max(IO)out</sub>		$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	2			
10	t <sub>f(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	25			
	t <sub>r(IO)out</sub>		$C_L$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	125	ns		
	F	Maximum frequency <sup>(3)</sup>	$C_L$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V	-	50	MHz		
11	F <sub>max(IO)out</sub>	Maximum nequency (*)	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	8			
11 t <sub>f(IO)o</sub>	t <sub>f(IO)out</sub>		C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	5			
	t <sub>r(IO)out</sub>	Output rise and fall time	$C_{L}$ = 50 pF, $V_{DD}$ = 1.65 V to 2.7 V	-	30			
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns		

Table	52.	I/O	AC	characteristics <sup>(1)</sup>
-------	-----	-----	----	--------------------------------

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure 26*.





#### 6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see *Table 53*)

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 13*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage	-	-	-	0.3 V <sub>DD</sub>	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST input high level voltage	-	0.7 V <sub>DD</sub>	-	-	V
V	NRST output low level voltage	I <sub>OL</sub> = 2 mA 2.7 V < V <sub>DD</sub> < 3.6 V	-	-	0.4	v
V <sub>OL(NRST)</sub> <sup>(1)</sup>		I <sub>OL</sub> = 1.5 mA 1.65 V < V <sub>DD</sub> < 2.7 V	-	-	0.4	
V <sub>hys(NRST)</sub> <sup>(1)</sup>	NRST Schmitt trigger voltage hysteresis	-	-	10%V <sub>DD</sub> <sup>(2)</sup>	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(3)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST input filtered pulse	-	-	-	50	ns
V <sub>NF(NRST)</sub> <sup>(3)</sup>	NRST input not filtered pulse	-	350	-	-	ns

Table 53. NRST pin characteristics

1. Guaranteed by design.

2. With a minimum of 200 mV.

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.






Figure 31. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{\text{DD}}$  and  $0.7V_{\text{DD}}$ 



### 6.3.19 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 64* are guaranteed by design.

Symbol	Parameter		Min	Max	Unit		
				V <sub>REF+</sub> = V <sub>DDA</sub>		16	
ADC clock f <sub>ADC</sub> frequency		2.4 V ≤V <sub>DDA</sub> ≤3.6 V	V <sub>REF+</sub> < V <sub>DDA</sub> V <sub>REF+</sub> > 2.4 V		8		
	ADC clock frequency	Voltage range 1 & 2		V <sub>REF+</sub> < V <sub>DDA</sub> V <sub>REF+</sub> ≤2.4 V	0.480	4	MHz
			18/10/ 01/	V <sub>REF+</sub> = V <sub>DDA</sub>		8	
			1.8 V ≤V <sub>DDA</sub> ≤2.4 V	V <sub>REF+</sub> < V <sub>DDA</sub>		4	
			Voltage range 3			4	


#### Table 64. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit				
$V_{DDA}$	Power supply	-	1.8	-	3.6					
V <sub>REF+</sub>	Positive reference voltage	-	1.8 <sup>(1)</sup>	-	V <sub>DDA</sub>	V				
V <sub>REF-</sub>	Negative reference voltage	-	-	V <sub>SSA</sub>	-					
I <sub>VDDA</sub>	Current on the V <sub>DDA</sub> input pin	-	-	1000	1450					
ı (2)	Current on the V input nin	Peak	-	400	700	μA				
I <sub>VREF</sub> <sup>(2)</sup>	Current on the V <sub>REF</sub> input pin	Average	-	400	450					
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>	-	0 <sup>(4)</sup>	-	V <sub>REF+</sub>	V				
	12 hit compling rate	Direct channels	-	-	1	Msps				
	12-bit sampling rate	Multiplexed channels	-	-	0.76	Ivispa				
	10 hit compling rate	Direct channels	-	-	1.07	Mana				
f <sub>S</sub>	10-bit sampling rate	Multiplexed channels	-	-	0.8	Msps				
	0 hit compliant rate	Direct channels	-	-	1.23	Mana				
	8-bit sampling rate	Multiplexed channels	-	-	0.89	Msps				
	6 bit compling rate	Direct channels	-	-	1.45	Mana				
	6-bit sampling rate	Multiplexed channels	-	-	1	Msps				



#### Marking of engineering samples

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



#### Figure 48. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity




## Table 77. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid arraypackage mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Мах	Min	Тур	Мах
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

# Figure 50. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package recommended footprint





## 8 Part numbering

#### Table 81. Ordering information scheme

Example:	STM32	L 151	R D	Тб	3 D 1
Device family					
STM32 = ARM-based 32-bit microcontroller					
Draduct type					
Product type L = Low-power					
Device subfamily					
151: Devices without LCD					
152: Devices with LCD					
Pin count					
R = 64 pins					
V = 100 pins					
Z = 144 pins					
Q = 132 pins					
Flash memory size					
D=384 Kbytes of Flash memory					
Package					
H = BGA					
T = LQFP					
Y = WLCSP					
Temperature range					
6 = Industrial temperature range, –40 to 85 °C					-
7 = Industrial temperature range, –40 to 105 °C					
Options					
	enabled				
No character = V <sub>DD</sub> range: 1.8 to 3.6 V and BOR					

TR = tape and reel No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the nearest ST sales office.



DocID022027 Rev 11

Date	Revision	Changes
		Updated current consumption in Section : Features.
		Updated Section 2.2: Ultra-low-power device continuum.
		Updated Table 3: Functionalities depending on the operating power supply range.
		Added $V_{DD}$ = 1.71 to 1.8 V operating power supply range in <i>Table 5:</i> <i>Functionalities depending on the working mode (from Run/active down to standby).</i>
		Updated Section 3.10: LCD (liquid crystal display) to remove V <sub>LCD</sub> rail decoupling.
		Updated Section 3.16: Touch sensing.
		Updated Figure 5: Pin loading conditions.
07. Apr. 0044		Updated Figure 6: Pin input voltage.
		Updated Figure 11: Power supply scheme.
		Updated Table 10: Voltage characteristics (added row).
		Updated Table 11: Current characteristics.
		Updated <i>Table 13: General operating conditions</i> . Removed figures "Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ ) and "Power supply and reference decoupling ( $V_{REF+}$ connected
	7	to V <sub>DDA</sub> ). Updated <i>Table 15: Embedded internal reference voltage calibration</i> <i>values</i> and moved inside <i>Section 6.3.3: Embedded internal reference</i> <i>voltage</i> .
07-Apr-2014	1	Updated Section 6.3.4: Supply current characteristics.
		Updated Table 17: Current consumption in Run mode, code with data processing running from Flash, Table 18: Current consumption in Run mode, code with data processing running from RAM, Table 19: Current consumption in Sleep mode, Table 20: Current consumption in Low-power run mode, Table 21: Current consumption in Low-power run mode, Table 21: Current consumption in Low-power sleep mode, Table 22: Typical and maximum current consumptions in Stop mode, and Table 23: Typical and maximum current consumptions in Standby mode.
		Added Section 6.3.5: Wakeup time from low-power mode.
		Updated Section 6.3.6: External clock source characteristics.
		Moved Figure 14: High-speed external clock source AC timing diagram after Table 26: High-speed external user clock characteristics.
		Updated Figure 17: Typical application with a 32.768 kHz crystal.
		Updated Table 28: HSE oscillator characteristics.
		Updated Section 6.3.12: Electrical sensitivity characteristics (title).
		Updated Section 6.3.13: I/O current injection characteristics. Updated Table 49: I/O current injection susceptibility and added footnote. Updated conditions in Table 51: Output voltage characteristics.
		Updated Section 6.3.15: NRST pin characteristics.Updated Figure 27: Recommended NRST pin protection. Updated Table 53: NRST pin characteristics.

Table 82. Document revision history (continued)

