

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--------------------------------------------------------------------|
| Core Processor | ARM® Cortex®-M4F |
| Core Size | 32-Bit Single-Core |
| Speed | 96MHz |
| Connectivity | 1-Wire, I ² C, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 40 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | · |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.14V ~ 3.6V |
| Data Converters | A/D 4x10b |
| Oscillator Type | Internal |
| Operating Temperature | -30°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 68-WFQFN Exposed Pad |
| Supplier Device Package | 68-TQFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/analog-devices/max32625itkl-t |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

| General Description | 1 |
|-------------------------------------------------------|----|
| Applications | 1 |
| Benefits and Features | 1 |
| Simplified Block Diagram | 4 |
| Absolute Maximum Ratings | |
| Package Information | |
| 63 WLP | |
| 68 TQFN | |
| Electrical Characteristics | |
| Electrical Characteristics - ADC | 10 |
| Electrical Characteristics - USB | |
| Electrical Characteristics - SPI Master / SPIX Master | 12 |
| Electrical Characteristics - SPI Slave | 13 |
| Electrical Characteristics - I ² C Bus | 13 |
| Pin Configurations | |
| Pin Description | 16 |
| Detailed Description | 19 |
| MAX32625/MAX32626 | |
| ARM Cortex-M4F Processor. | |
| Power Operating Modes | |
| Low Power Mode 0 (LP0) | |
| Low Power Mode 1 (LP1). | |
| Low Power Mode 2 (LP2) | |
| Low Power Mode 3 (LP3) | |
| Analog-to-Digital Converter | |
| Pulse Train Engine | |
| Clocking Scheme | |
| Interrupt Sources | |
| Real-Time Clock and Wake-Up Timer | |
| General-Purpose I/O and Special Function Pins | |
| CRC Module | |
| Watchdog Timers | |
| Programmable Timers | |
| Serial Peripherals | |
| USB | |
| I ² C Master and Slave | |
| SPI (Master) | |

TABLE OF CONTENTS

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Simplified Block Diagram



Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Absolute Maximum Ratings

| V _{DD18} | 0.3V to +1.89V |
|---------------------------------|----------------|
| V _{DD12} | 0.3V to +1.32V |
| V _{RTC} | 0.3V to +1.89V |
| V _{DDB} | 0.3V to +3.6V |
| V _{DDIO} | 0.3V to +3.6V |
| V _{DDIOH} | 0.3V to +3.6V |
| 32KIN, 32KOUT | 0.3V to +3.6V |
| RSTN, SRSTN, DP, DM, GPIO, JTAG | 0.3V to +3.6V |
| AIN[1:0] | 0.3V to +5.5V |
| AIN[3:2] | 0.3V to +3.6V |
| | |

(All voltages with respect to $\mathsf{V}_{SS},$ unless otherwise noted.)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

63 WLP

| PACKAGE CODE | W6333B+1 |
|--------------------------------------------------------|--------------------------------|
| Outline Number | 21-100084 |
| Land Pattern Number | Refer to Application Note 1891 |
| Thermal Resistance, Single Layer Board: | |
| Junction-to-Ambient (θ _{JA}) | N/A |
| Junction-to-Case Thermal Resistance (θ_{JC}) | N/A |
| Thermal Resistance, Four Layer Board: | |
| Junction-to-Ambient (θ _{JA}) | 35.87°C/W |
| Junction-to-Case Thermal Resistance (0 _{JC}) | N/A |

68 TQFN

| PACKAGE CODE | T6888+1 |
|-------------------------------------------------------|----------------|
| Outline Number | <u>21-0510</u> |
| Land Pattern Number | 90-0354 |
| Thermal Resistance, Single Layer Board: | |
| Junction-to-Ambient (θ _{JA}) | N/A |
| Junction-to-Case Thermal Resistance (θ_{JC}) | N/A |
| Thermal Resistance, Four Layer Board: | |
| Junction-to-Ambient (0 _{JA}) | 20.20°C/W |
| Junction-to-Case Thermal Resistance (θ_{JC}) | 1°C/W |

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packaging</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics

(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -30°C are guaranteed by design and are not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|------------------------------------------------|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------|------|--------|--|
| POWER SUPPLIES | | | | | | | |
| | V _{DD18} | | 1.71 | 1.8 | 1.89 | | |
| | V _{DD12} | | 1.14 | 1.2 | 1.26 | | |
| Supply Voltage | V _{RTC} | | 1.75 | 1.8 | 1.89 | V | |
| | V _{DDIO} | | 1.71 | 1.8 | 3.6 | | |
| | V _{DDIOH} | V _{DDIOH} must be ≥ V _{DDIO} | 1.71 | 1.8 | 3.6 | | |
| 1.2V Internal Regulator | V _{REG12} | | 1.14 | 1.2 | 1.26 | V | |
| Power-Fail Reset Voltage | V _{RST} | Monitors V _{DD18} | 1.61 | | 1.7 | V | |
| Power-On Reset Voltage | V _{POR} | Monitors V _{DD18} | | 1.5 | | V | |
| RAM Data Retention Voltage | V _{DRV} | V _{DD12} supply, retention in LP1 | | 0.930 | | mV | |
| V _{DD12} Dynamic Current, LP3 Mode | IDD12_DLP3 | Measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current, PMU disabled | | 106 | | µA/MHz | |
| Vopaa Fixed Current 1 P3 | | 96MHz oscillator selected as system clock, measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current | | 87 | | | |
| Mode | 'DD12_FLP3 | 4MHz oscillator selected as system clock, measured on the V_{DD12} pin and execut- ing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current | | 39 | | μΑ | |
| V _{DD18} Fixed Current, LP3 Mode | rent, LP3 IDD18_FLP3 | 96MHz oscillator selected as system clock, measured on the V_{DD18} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current | | 366 | | | |
| | | $\begin{array}{l} \mbox{4MHz oscillator selected as system clock,} \\ \mbox{measured on the V_{DD18}$ pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18}, outputs do not source/sink any current } \end{array}$ | | 33 | | μΑ | |
| V _{DD12} Dynamic Current, LP2 Mode | I _{DD12_DLP2} | Measured on the V_{DD12} pin, ARM in sleep mode, PMU with two channels active | | 27 | | µA/MHz | |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics (continued)

(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -30°C are guaranteed by design and are not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|----------------------------------------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|------|-----------------------------|-------|
| V _{DD12} Fixed Current, LP2 | | 96MHz oscillator selected as system clock, measured on the V_{DD12} pin, ARM in sleep mode, PMU with two channels active | | 87 | | |
| Mode | 'DD12_FLP2 | 4MHz oscillator selected as system clock, measured on the V_{DD12} pin, ARM in sleep mode, PMU with two channels active | | 39 | | μΑ |
| V _{DD18} Fixed Current, LP2 | | 96MHz oscillator selected as system clock, measured on the $\rm V_{DD18}$ pin, ARM in sleep mode, PMU with two channels active | | 366 | | |
| Mode | 'DD18_FLP2 | 4MHz oscillator selected as system clock, measured on the $V_{DD18}\text{pin},\text{ARM}$ in sleep mode, PMU with two channels active | | 33 | | μΑ |
| V _{DD12} Fixed Current, LP1 Mode | IDD12_FLP1 | Standby state with full data retention | | 1.06 | | μA |
| V _{DD18} Fixed Current, LP1 Mode | IDD18_FLP1 | Standby state with full data retention | | 120 | | nA |
| V _{RTC} Fixed Current, LP1 Mode | IDDRTC_FLP1 | RTC enabled, retention regulator powered by V_{DD12} | | 594 | | nA |
| V _{DD12} Fixed Current, LP0 Mode | IDD12_FLP0 | | | 14 | | nA |
| V _{DD18} Fixed Current, LP0 Mode | IDD18_FLP0 | | | 120 | | nA |
| V _{RTC} Fixed Current, LP0 | | RTC enabled | | 505 | | nΑ |
| Mode | DDRIC_FLP0 | RTC disabled | | 105 | | |
| LP2 Mode Resume Time | t _{LP2_ON} | | | 0 | | μs |
| LP1 Mode Resume Time | t _{LP1_ON} | | | 5 | | μs |
| LP0 Mode Resume Time | tLP0_ON | Polling flash ready | | 11 | | μs |
| GENERAL-PURPOSE I/O | | | | | | |
| Input Low Voltage for All | | V _{DDIO} selected as I/O supply, pin config- ured as GPIO | | | 0.3 × V _{DDIO} | M |
| GPIO | VIL_GPIO | V _{DDIOH} selected as I/O supply, pin configured as GPIO | | | 0.3 × V _{DDIOH} | v |
| Input Low Voltage for RSTN | VIL_RSTN | | | | 0.3 x V _{RTC} | V |
| Input Low Voltage for SRSTN | VIL_SRSTN | | | | 0.3 x V _{DDIO} | |
| Input High Voltage for All | V _{IH_GPIO} | V _{DDIO} selected as I/O supply, pin config- ured as GPIO | 0.7 × V _{DDIO} | | | N/ |
| GPIO | VIH_GPIOH | V _{DDIOH} selected as I/O supply, pin configured as GPIO | 0.7 × V _{DDIOH} | | | V |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics (continued)

(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -30°C are guaranteed by design and are not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------------------------|-----------------------|----------------------------------------------------|----------------------------|-----------------------------|----------------------------|---------|
| Input Pullup Resistor to SRSTN, TMS, TCK, TDI | R _{PU_VDDIO} | Pullup to V _{DDIO} | | 25 | | kΩ |
| Input Pullup Resistor to RSTN | R _{PU_VRTC} | Pullup to V _{RTC} | | 25 | | kΩ |
| Input Pullup/Pulldown Re- | R _{PU_NORM} | Normal resistance, pin configured as GPIO | | 25 | | kΩ |
| sistor for All GPIO | R _{PU_HIGH} | Highest resistance, pin configured as GPIO | | 1 | | MΩ |
| JTAG | | | | | | |
| Input Low Voltage for TCK, TMS, TDI | V _{IL} | | | | 0.3 x V _{DDIO} | V |
| Input High Voltage for TCK, TMS, TDI | V _{IH} | | 0.7 x V _{DDIO} | | | V |
| Output Low Voltage for TDO | V _{OL} | | | 0.2 | 0.4 | V |
| Output High Voltage for TDO | V _{OH} | | V _{DDIO} - 0.4 | | | V |
| CLOCKS | | | | | | |
| System Clock Frequency | fsys_clk | | 0.001 | | 98 | MHz |
| System Clock Period | tsys_clk | | | 1/f _{SYS} _ CLK | | ns |
| | | Factory default | 94 | 96 | 98 | |
| tor Frequency | ^f INTCLK | Firmware trimmed, required for USB com- pliance | 95.76 | 96 | 96.24 | MHz |
| Internal RC Oscillator Fre- quency | frcclk | | 3.9 | 4 | 4.1 | MHz |
| RTC Input Frequency | f _{32KIN} | 32kHz watch crystal, 6pF, ESR < 70k Ω | | 32.768 | | kHz |
| PTC Operating Current | I _{RTC_LP23} | LP2 or LP3 mode | | 0.7 | | |
| | I _{RTC_LP01} | LP0 or LP1 mode | | 0.35 | | μΑ |
| RTC Power-Up Time | t _{RTC_ON} | | | 250 | | ms |
| FLASH MEMORY | | | | | | |
| Page Size | | | | 8 | | kB |
| Fleeh Frees Time | t _{M_ERASE} | Mass erase | | 30 | | |
| | ^t P_ERASE | Page erase | | 30 | | 1115 |
| Flash Programming Time Per Word | ^t PROG | | | 60 | | μs |
| Flash Endurance | | | 10 | | | kcycles |
| Data Retention | t _{RET} | T _A = +25°C | 10 | | | years |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics - ADC

(Internal bandgap reference selected and ADC_SCALE = ADC_REFSCL = 1 unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------|----------------------|---------------------------------------------------------------------------------------------|-----------------|-----------------------------|-------------------|-------|
| Resolution | | | | 10 | | Bits |
| ADC Clock Rate | fADC_CLK | | 0.1 | | 8 | MHz |
| ADC Clock Period | ^t ADC_CLK | | | 1/f _{ADC} _ CLK | | μs |
| Input Voltage Range | | AIN0-AIN3, ADC_CHSEL = 0-3, BUF_BYPASS = 0 | 0.05 | | V _{DD18} | |
| | Maria | AIN0-AIN1, ADC_CHSEL = 4-5, BUF_BYPASS = 0 | 0.05 | | 5.5 | |
| | VAIN | AIN0-AIN3, ADC_CHSEL = 0-3, BUF_BYPASS = 1 | V _{SS} | | V _{DD18} | V |
| | | AIN0-AIN1, ADC_CHSEL = 4-5, BUF_BYPASS = 1 | V _{SS} | | 5.5 | |
| Input Dynamic Current, | Lens | ADC active, ADC buffer bypassed | | 4.5 | | μA |
| Switched Capacitance | 'AIN | ADC active, ADC buffer enabled | | 50 | | nA |
| Analog Input Canacitance | Com | Fixed capacitance to V_{SS} | | 1 | | pF |
| | CAIN | Dynamically switched capacitance | | 250 | | nF |
| Integral Nonlinearity | INL | | | | ±2 | LSB |
| Differential Nonlinearity | DNL | | | | ±1 | LSB |
| Offset Error | V _{OS} | | | ±1 | | LSB |
| Gain Error | GE | | | ±2 | | LSB |
| Signal-to-Noise Ratio | SNR | | | 58.5 | | dB |
| Signal-to-Noise and Distortion | SINAD | | | 58.5 | | dB |
| Total Harmonic Distortion | THD | | | -68.5 | | dB |
| Spurious Free Dynamic Range | SFDR | | | 74 | | dB |
| ADC Active Current | I _{ADC} | ADC active, reference buffer enabled, input buffer disabled | | 240 | | μA |
| Input Buffer Active Current | I _{INBUF} | | | 53 | | μA |
| ADC Setup Time | ^t ADC SU | Any power-up of ADC clock, ADC bias, reference buffer or input buffer, to CpuAdcStart | | | 10 | μs |
| | | Any power-up of ADC clock or ADC bias to CpuAdcStart | | | 48 | tACLK |
| ADC Output Latency | t _{ADC} | | | 1025 | | tACLK |
| ADC Sample Rate | fADC | | | | 7.8 | ksps |
| | | AIN0 or AIN1, ADC inactive or channel not selected | | 0.12 | 4 | |
| | IADC_LEAK | AIN2 or AIN3, ADC inactive or channel not selected | | 0.02 | 1 | |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics - ADC (continued)

(Internal bandgap reference selected and ADC_SCALE = ADC_REFSCL = 1 unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------------|---------------------|---------------------------------------------------------|-----|-----|-----|--------|
| AIN0/AIN1 Resistor Divider Error | | ADC_CHSEL = 4 or 5, not including ADC offset/gain error | | ±2 | | LSB |
| Full-Scale Voltage | V _{FS} | ADC code = 0x3FF | | 1.2 | | V |
| Bandgap Temperature Coefficient | V _{TEMPCO} | Box method | | 30 | | ppm/°C |

Electrical Characteristics - USB

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------------------------|---------------------------------|--------------------------------------------------------|-------|-----|-------|-------|
| USB PHY Supply Voltage | V _{DDB} | | | 3.3 | | V |
| Single-Ended Input High Voltage DP, DM | V _{IHD} | | 2 | | | V |
| Single-Ended Input Low Voltage DP, DM | V _{ILD} | | | | 0.8 | V |
| Output Low Voltage DP, DM | V _{OLD} | $R_L = 1.5k\Omega$ from DP to 3.6V | | | 0.3 | V |
| Output High Voltage DP, DM | V _{OHD} | R_L = 15k Ω from DP and DM to V _{SS} | 2.8 | | | V |
| Differential Input Sensitivity DP, DM | V _{DI} | DP to DM | 0.2 | | | V |
| Common-Mode Voltage Range | V _{CM} | Includes V _{DI} range | 0.8 | | 2.5 | V |
| Single-Ended Receiver Threshold | V _{SE} | | 0.8 | | 2 | V |
| Single-Ended Receiver Hysteresis | V _{SEH} | | | 200 | | mV |
| Differential Output Signal Cross-Point Voltage | V _{CRS} | C _L = 50pF, GBD | 1.3 | | 2 | V |
| DP, DM Off-State Input Impedance | R _{LZ} | | 300 | | | kΩ |
| Driver Output Impedance | R _{DRV} | Steady-state drive | 28 | | 44 | Ω |
| DP Pull-up Resistor | R _{PU} | Idle | 0.9 | | 1.575 | kΩ |
| DP Pullup Resistor | R _{PU} | Receiving | 1.425 | | 3.09 | kΩ |
| USB TIMING | | | | | | |
| DP, DM Rise Time (Transmit) | t _R | C _L = 50pF, GBD | 4 | | 20 | ns |
| DP, DM Fall Time (Transmit) | t _F | C _L = 50pF, GBD | 4 | | 20 | ns |
| Rise/Fall Time Matching (Transmit) | t _R , t _F | C _L = 50pF, GBD | 90 | | 110 | % |

 $(V_{DD18} = V_{RST} \text{ to } 1.89V, T_A = -30^{\circ}C \text{ to } +85^{\circ}C.)$

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics - SPI Master / SPIX Master

(Timing specifications are guaranteed by design and are not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|----------------------------------------------------|------------------|------------|------------------------------|--------------------|-----|-------|
| Master Operating Frequency | fмск | | | | 48 | MHz |
| Master SCLK Period | t _{MCK} | | | 1/f _{MCK} | | ns |
| SCLK Output Pulse- Width High | ^t мсн | | t _{MCK} /2 | | | ns |
| SCLK Output Pulse- Width Low | t _{MCL} | | (t _{MCK} /2) - 4 | | | ns |
| MOSI Output Hold Time After SCLK Sample Edge | t _{МОН} | | (t _{MCK} /2) - 4 | | | ns |
| MOSI Output Valid to Sample Edge | t _{MOV} | | (t _{MCK} /2) - 4 | | | ns |
| MISO Input Valid to SCLK Sample Edge Setup | t _{MIS} | | 1 | | | ns |
| MISO Input to SCLK Sample Edge | t _{MIH} | | | | 1 | ns |



Figure 1. SPI Master and SPI XIP Master Timing

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Electrical Characteristics - SPI Slave

(AC Electrical Specifications are guaranteed by design and are not production tested, V_{DD18} = V_{RST} to 1.89V, T_A = -30°C to +85°C.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------|------------------|-------------------|-----|--------------------|------|--------|
| Slave Operating | f | Standard SPI mode | | | 22.7 | M⊔⇒ |
| Frequency | ISCK | Fast SPI mode | | | 45.5 | IVITIZ |
| SCLK Period | t _{SCK} | | | 1/f _{SCK} | | ns |

Electrical Characteristics - I²C Bus

(Limits are 100% tested at $T_A = +25^{\circ}$ C and $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | | |
|-----------------------------------|-----------------------|-----------------------------------------------------------------------------|------------------------------|-----|-----------------------------|-------|--|--|
| I ² C BUS | | | | | | | | |
| Input High Voltage | VIH_I2C | Standard mode, V _{DDIO} selected as I/O supply | 0.7 × V _{DDIO} | | | | | |
| | | Standard mode, V _{DDIOH} selected as I/O supply | 0.7 × V _{DDIOH} | | | | | |
| | | Fast mode, V _{DDIO} selected as I/O supply | 0.7 × V _{DDIO} | | V _{DDIO} + 0.5 | v | | |
| | | Fast mode, V _{DDIOH} selected as I/O supply | 0.7 × V _{DDIOH} | | V _{DDIOH} + 0.5 | | | |
| | VIL_I2C | Standard mode, V _{DDIO} selected as I/O supply | -0.5 | | 0.3 × V _{DDIO} | | | |
| Input Low Voltage | | Standard mode, V _{DDIOH} selected as I/O supply | -0.5 | | 0.3 × V _{DDIOH} | | | |
| Input Low Voltage | | Fast mode, V _{DDIO} selected as I/O supply | -0.5 | | 0.3 × V _{DDIO} | | | |
| | | Fast mode, V _{DDIOH} selected as I/O supply | -0.5 | | 0.3 × V _{DDIOH} | | | |
| Input Hysteresis (Schmitt) | V _{IHYS_I2C} | Fast mode, V _{DDIO} selected as I/O supply | 0.05 x V _{DDIO} | | | V | | |
| | | Fast mode, V _{DDIOH} selected as I/O supply | 0.05 x V _{DDIOH} | | | | | |
| | V _{OL_I2C} | Standard mode, I _{IL} = 3mA | 0 | | 0.4 | | | |
| | | Fast mode, I _{IL} = 3mA | 0 | | 0.4 | | | |
| (Open Drain or Open Collector) | | Fast mode, I _{IL} = 2mA, V _{DDIO} selected as I/O supply | 0 | | 0.2 x V _{DDIO} | V | | |
| | | Fast mode, I _{IL} = 2mA, V _{DDIOH} selected as I/O supply | 0 | | 0.2 x V _{DDIOH} | | | |
| I ² C TIMING | | | | | | | | |
| | fSCL | Standard mode | 0 | | 100 | | | |
| SUL CIOCK Frequency | | Fast mode | 0 | | 400 | KHZ | | |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Pin Configurations



Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Pin Configurations (continued)



Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Pin Description

| PIN 63 WLP 68 TQFN | | | FUNCTION | | |
|-----------------------|----------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| | | NAME | | | |
| POWER PINS | | | | | |
| A8 | 23, 32 | V _{DD18} | 1.8V Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μF capacitor as close as possible to the package. | | |
| B8, C8, D1 | 5, 34, 41, 52, 63 | V _{SS} | Digital Ground | | |
| C1 | 19, 46 | V _{DDIOH} | I/O Supply Voltage, High. 1.8V $\leq V_{DDIOH} \leq 3.6V$, always with $V_{DDIOH} \geq V_{DDIO}$. See EC table for V_{DDIOH} specification. This pin must be bypassed to V_{SS} with a 1.0µF capacitor as close as possible to the package. | | |
| C9 | 37 | V _{RTC} | RTC Supply Voltage. This pin must be bypassed to $V_{\mbox{SS}}$ with a $1.0\mu\mbox{F}$ capacitor as close as possible to the package. | | |
| D8 | 3, 42 | V _{DDIO} | I/O Supply Voltage. 1.8V \leq V _{DDIO} \leq 3.6V. See EC table for V _{DDIO} specification. This pin must be bypassed to V _{SS} with a 1.0µF capacitor as close as possible to the package. | | |
| D9 | 40 | V _{DDB} | USB Transceiver Supply Voltage. This pin must be bypassed to V_{SS} with a $1.0\mu F$ capacitor as close as possible to the package. | | |
| E1 | 8 | V _{DD12} | 1.2V Nominal Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μ F capacitor as close as possible to the package. | | |
| CLOCK PINS | | | | | |
| A9 | 35 | 32KIN | 32kHz Crystal Oscillator Input. Connect a 6pF 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, an external clock source can be driven on 32KIN if the 32KOUT pin is left unconnected. A 32kHz crystal or external clock source is required for proper USB operation. | | |
| B9 | 36 | 32KOUT | 32kHz Crystal Oscillator Output | | |
| USB PINS | 1 | | | | |
| E8 | 43 | DP | USB DP Signal. This bidirectional pin carries the positive differential data or single- ended data. This pin is weakly pulled high internally when the USB is disabled. | | |
| E9 | 44 | DM | USB DM Signal. This bidirectional pin carries the negative differential data or sin- gle-ended data. This pin is weakly pulled high internally when the USB is disabled. | | |
| JTAG PINS | | | | | |
| B4 | 26 | TCK/SWCLK | JTAG Clock K Serial Wire Debug Clock This pin has an internal 25kΩ pullup to V _{DDIO} . | | |
| В5 | 24 | TMS/SWDIO/ IO | JTAG Test Mode Select Serial Wire Debug I/O 1-Wire Master I/O This pin has an internal 25kΩ pullup to V _{DDIO} . | | |
| B6 | 28 | TDO | JTAG Test Data Output | | |
| B7 | 30 | TDI | JTAG Test Data Inputt. This pin has an internal $25k\Omega$ pullup to V _{DDIO} . | | |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Pin Description (continued)

| PIN 63 WLP 68 TQFN | | | FUNCTION | |
|-----------------------|---------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| | | NAME | FUNCTION | |
| RESET PINS | | • | | |
| A3 | 22 | SRSTN | Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V _{DD12} supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfigure all registers. After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal 25kΩ pullup to the V _{DDIO} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. | |
| В3 | 21 | RSTN | Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin is internally connected with an internal $25k\Omega$ pullup to the V _{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device. | |
| GENERAL-PU | RPOSE I/O ANI | SPECIAL FUN | ICTIONS (See Table 1. General-Purpose I/O Matrix) | |
| A2 | 20 | P0.0 | GPIO Port 0.0 | |
| B2 | 18 | P0.1 | GPIO Port 0.1 | |
| A1 | 17 | P0.2 | GPIO Port 0.2 | |
| C4 | 16 | P0.3 | GPIO Port 0.3 | |
| C3 | 15 | P0.4 | GPIO Port 0.4 | |
| B1 | 14 | P0.5 | GPIO Port 0.5 | |
| D4 | 13 | P0.6 | GPIO Port 0.6 | |
| C2 | 12 | P0.7 | GPIO Port 0.7 | |
| D3 | 11 | P1.0 | GPIO Port 1.0 | |
| E4 | 10 | P1.1 | GPIO Port 1.1 | |
| D2 | 9 | P1.2 | GPIO Port 1.2 | |
| E3 | 7 | P1.3 | GPIO Port 1.3 | |
| E2 | 6 | P1.4 | GPIO Port 1.4 | |
| F2 | 4 | P1.5 | GPIO Port 1.5 | |
| F1 | 2 | P1.6 | GPIO Port 1.6 | |
| F3 | 1 | P1.7 | GPIO Port 1.7 | |
| G2 | 67 | P2.1 | GPIO Port 2.1 | |
| G3 | 66 | P2.2 | GPIO Port 2.2 | |
| F4 | 65 | P2.3 | GPIO Port 2.3 | |
| G4 | 64 | P2.4 | GPIO Port 2.4 | |
| E5 | 62 | P2.5 | GPIO Port 2.5 | |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Pin Description (continued)

| PIN | | NAME | FUNCTION | |
|-------------------|---------|------|--------------------------------|--|
| 63 WLP | 68 TQFN | NAME | FUNCTION | |
| F5 | 61 | P2.6 | GPIO Port 2.6 | |
| G5 | 60 | P2.7 | GPIO Port 2.7 | |
| E6 | 59 | P3.0 | GPIO Port 3.0 | |
| F6 | 58 | P3.1 | GPIO Port 3.1 | |
| G6 | 57 | P3.2 | GPIO Port 3.2 | |
| D5 | 56 | P3.3 | GPIO Port 3.3 | |
| D6 | 55 | P3.4 | GPIO Port 3.4 | |
| G7 | 54 | P3.5 | GPIO Port 3.5 | |
| F7 | 53 | P3.6 | GPIO Port 3.6 | |
| G8 | 51 | P3.7 | GPIO Port 3.7 | |
| G9 | 50 | P4.0 | GPIO Port 4.0 | |
| E7 | 49 | P4.1 | GPIO Port 4.1 | |
| F8 | 48 | P4.2 | GPIO Port 4.2 | |
| F9 | 47 | P4.3 | GPIO Port 4.3 | |
| D7 | 45 | P4.4 | GPIO Port 4.4 | |
| C5 | 39 | P4.5 | GPIO Port 4.5 | |
| C6 | 38 | P4.6 | GPIO Port 4.6 | |
| C7 | 33 | P4.7 | GPIO Port 4.7 | |
| ANALOG INPUT PINS | | | | |
| A4 | 25 | AIN0 | ADC Input 0. 5V Tolerant Input | |
| A5 | 27 | AIN1 | ADC Input 1. 5V Tolerant Input | |
| A6 | 29 | AIN2 | ADC Input 2 | |
| A7 | 31 | AIN3 | ADC Input 3 | |

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Detailed Description

MAX32625/MAX32626

The MAX32625/MAX32626 is an ultra-low power, highefficiency, mixed-signal microcontroller based on the ARM Cortex-M4F 32-bit core with a maximum operating frequency of 96MHz with a hardware AES engine. An internal 4MHz oscillator supports minimal power consumption for applications requiring always-on monitoring. The MAX32626 is a secure version of the MAX32625, incorporating a trust protection unit (TPU) with advanced security features.

Application code executes from an internal 512kB program flash memory with up to 160kB SRAM available for general-application use. An 8kB instruction cache improves execution throughput, and a transparent code scrambling scheme is used to protect customer intellectual property residing in the internal program flash memory. Additionally, a SPI execute in place (SPIX) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

The MAX32625L is a lower-cost version of the MAX32625, providing 256kB of flash and 128kB of SRAM.

A 10-bit delta-sigma ADC is provided with a multiplexer front end for four external input channels (two of which are 5.5V tolerant) and internal channels to monitor internal voltages. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided. Other communications peripherals include a USB 2.0 slave interface, three master SPI interfaces, one slave SPI interface, three UART interfaces with multidrop support, up to two master I^2C interfaces, and one slave I^2C interface.

ARM Cortex-M4F Processor

The ARM Cortex-M4F processor is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with the low power, low cost, and ease-of-use benefits.

The ARM Cortex-M4F DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- 4 parallel 8-bit add/sub
- 2 parallel 16-bit add/sub
- 2 parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned data with or without saturation

Power Operating Modes

Low Power Mode 0 (LP0)

This mode places the core and peripheral logic in a static, low-power state. All features of the device are disabled except:

- Power sequencer
- RTC clock (if enabled)
- Key data retention registers
- Power-on reset
- Voltage supply monitoring

Data retention in this mode can be maintained using only the $V_{\mbox{RTC}}$ supply with all other voltage supplies disabled.

Low Power Mode 1 (LP1)

This mode places the core logic in a static, low-power state that supports a fast wake-up feature. Data retention in this mode can be maintained using only the V_{RTC} supply with all other voltage supplies disabled.

Low Power Mode 2 (LP2)

This configuration allows the ADC and some peripherals to operate while the ARM core is in sleep mode. The peripheral management unit provides intelligent, dynamic clocking of any enabled peripherals, ensuring the lowest possible power consumption.

Low Power Mode 3 (LP3)

During this state, the CPU is executing application code and all digital and analog peripherals are fully powered and awake. Dynamic clocking disables peripherals not in use, providing the optimal mix of high performance and low power consumption.

Analog-to-Digital Converter

The 10-bit delta-sigma ADC provides 4 external inputs and can also measure all internal power supplies. It operates at a maximum of 7.8ksps. AIN0 and AIN1 are 5V tolerant, making them suitable for monitoring batteries.

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a low power sleep mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the main CPU is suspended in a low power mode.

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Interrupt Sources

The ARM nested vector interrupt controller (NVIC) provides high speed, deterministic interrupt response, interrupt masking, and multiple interrupt sources. Each peripheral is connected to the NVIC and can have multiple interrupt flags indicating the specific source of the interrupt within the peripheral. The NVIC provides:

- Up to 43 distinct interrupt sources (including internal and external interrupts)
- 8 priority levels
- A dedicated interrupt for each port

Real-Time Clock and Wake-Up Timer

A real-time clock (RTC) keeps the time of day in absolute seconds. The time base can be generated by connecting a 32kHz crystal between 32KIN and 32KOUT or an external clock source can be applied to the 32KIN pin. The external clock source must meet the electrical/timing requirements in the Electrical Characteristics table. The 32kHz output can be directed on a GPIO for observation and use.

The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode.

The wake-up timer allows the device to remain in low power mode for extended periods of time. The minimum wake-up interval is 244µs.

General-Purpose I/O and Special Function Pins

General-purpose I/O (GPIO) pins are controlled directly by firmware or one or more peripheral modules connected to that pin. GPIO are logically divided into 8-pin ports. Each 8-bit port provides a dedicated interrupt.

The alternate functions for each pin are shown in Table 1.

The following features are independently configurable for each GPIO pin:

- GPIO or special function mode operation
- V_{DDIO} or V_{DDIOH} supply voltage
- Normal and fast output drive strength
- Open-drain output or high impedance input
- Configurable strong or weak internal pullup/pulldown resistors

- Simple output-only functions
 - Output from pulse trains (0 through 15)
 - Output from timers running in 32-bit mode

Some peripherals have optional pin assignments, allowing for greater flexibility during PCB layout. These optional pin assignments are identified with the letter "B," "C," or "D" after the peripheral name. For example, if the "A" configuration is chosen for UART0, the UART0_RX signal is mapped to the P0.0 pin. If the "B" configuration is chosen, the UART0_RX signal is mapped to the P0.1 pin.

CRC Module

A CRC hardware module provides fast calculations and data integrity checks by application software. The CRC module supports both the CRC-16-CCITT and CRC-32 $(X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1)$ polynomials.

Watchdog Timers

Two independent watchdog timers (WDT0 and WDT1) with window support are provided. The watchdog timers are independent and have multiple clock source options to ensure system security. The watchdog uses a 32-bit timer with prescaler to generate the watchdog reset. When enabled, the watchdog timers must be fed prior to timeout or within a window of time if window mode is enabled. Failure to reset the watchdog timer during the programmed timing window results in a watchdog timeout. The WDT0 or WDT1 flags are set on reset if a watchdog expiration caused the system reset. The clock source options for the watchdog timers include:

- Scaled-system clock
- Real-time clock
- Power-management clock

A third watchdog timer (WDT2) is provided for recovery from runaway code or system unresponsiveness. When enabled, this watchdog must be reset prior to timeout, resulting in a watchdog timeout. The WDT2 flag is set on reset if a watchdog expiration caused the system reset.

WDT2 is unique in that is in the always-on domain, and continues to run even in LP1 or LP0. The timeout period for WDT2 can be programmed as long as 8 seconds. The granularity of the timeout period is intended only for system recovery.

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Programmable Timers

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each of the 32-bit timers can also be split into two 16-bit timers, enabling 12 standard 16-bit timers.

The 32-bit timer provide a number of features:

- 32-bit up/down autoreload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External input pin for timer input, clock gating or capture, limited to an input frequency of 1/4 of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general-purpose timers
- Timer interrupt

Serial Peripherals

USB

The integrated USB slave controller is compliant with the full-speed (12Mb/s) USB 2.0 specification. The integrated USB physical interface (PHY) reduces board space and system cost. The USB is powered by the V_{DDB} supply.

The USB controller supports DMA for the endpoint buffers. A total of 7 endpoint buffers are supported with configurable selection of IN or OUT in addition to endpoint 0.

An external 32kHz crystal or clock source is required for USB operation, even if the RTC function is not used. Although the USB timing is derived from the internal 96MHz oscillator, the default accuracy is not sufficient for USB operation. Periodic firmware adjustments of the 96MHz oscillator, using the 32kHz timebase as a reference, are necessary to comply with the USB timing requirements.



Figure 3. 32-Bit Timer

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

I²C Master and Slave

The I²C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium.

Two I²C interfaces allow combinations of up to two I²C master engines and/or one I²C-selectable slave engine to connect to a wide variety of I²C-compatible peripherals. These engines support both standard-mode and fast-mode I²C standards. The slave engine shares the same I/O port as the master engines and is selected through the I/O configuration settings. It provides the following features:

- Master or slave mode operation
- Supports standard (7-bit) addressing or 10-bit addressing
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
 - Standard mode: 100kbps
 - Fast mode: 400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 16 bytes
- Transmitter FIFO depth of 16 bytes

SPI (Master)

The SPI master-mode-only (SPIM) interface operates independently in a single or multiple slave system and is fully accessible to the user application.

The SPI ports provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI slave devices. The three SPI master ports (SPI0, SPI1, SPI2) support the following features:

- Supports all four SPI modes (0, 1, 2, 3) for single-bit communication
- High-speed AHB access to transmit and receive using 32-byte Rx FIFO and 16-byte Tx FIFO
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and quad I/O supported
- Up to 5 slave select lines per port
- Up to 2 slave ready lines
- Programmable interface timing
- Programmable SCK frequency and duty cycle

- Programmable SCK alternate timing
- SS assertion and deassertion timing with respect to leading/trailing SCK edge

SPI (Slave)

The SPI slave (SPIS) port provides a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI master devices. The SPI slave interface provides the following features:

- Supports SPI modes 0 and 3
- Full-duplex operation in single-bit, 4-wire mode
- Slave select polarity fixed (active low)
- Dual and quad I/O supported
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- Four interrupts to monitor FIFO levels

SPI (Execute in Place (SPIX) Master)

The SPI execute in place (SPIX) master allows the CPU to transparently execute instructions stored in an external SPI flash. Instructions fetched through the SPIX master are cached just like instructions fetched from internal program memory. The SPIX master can also be used to access large amounts of external static data that would otherwise reside in internal data memory.

UART

All three universal asynchronous receiver-transmitter (UART) interfaces support full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry standard request to send (RTS) and clear to send (CTS) methodology. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 32-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th bit supports even/odd parity or multi-drop mode
- User-selectable UART slave address
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Maximum baud rate: 1843.2 kB

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Applications Information

General-Purpose I/O Matrix

Table 1. General-Purpose I/O Matrix

| GPIO | PRIMARY FUNCTION | SECONDARY FUNCTION | PULSE TRAIN OUTPUT | TIMER INPUT | GPIO INTERRUPT |
|------|----------------------------|--------------------|-----------------------|-------------|-------------------|
| P0.0 | UART0A_RX | UART0B_TX | PT_PT0 | TIMER_TMR0 | GPIO_INT(P0) |
| P0.1 | UART0A_TX | UART0B_RX | PT_PT1 | TIMER_TMR1 | GPIO_INT(P0) |
| P0.2 | UART0A_CTS | UART0B_RTS | PT_PT2 | TIMER_TMR2 | GPIO_INT(P0) |
| P0.3 | UART0A_RTS | UART0B_CTS | PT_PT3 | TIMER_TMR3 | GPIO_INT(P0) |
| P0.4 | SPIM0A_SCK | | PT_PT4 | TIMER_TMR4 | GPIO_INT(P0) |
| P0.5 | SPIM0A_MOSI/SDIO0 | | PT_PT5 | TIMER_TMR5 | GPIO_INT(P0) |
| P0.6 | SPIM0A_MISO/SDIO1 | | PT_PT6 | TIMER_TMR0 | GPIO_INT(P0) |
| P0.7 | SPIM0A_SS0 | | PT_PT7 | TIMER_TMR1 | GPIO_INT(P0) |
| P1.0 | SPIM1A_SCK | SPIX0A_SCK | PT_PT8 | TIMER_TMR2 | GPIO_INT(P1) |
| P1.1 | SPIM1A_MOSI/SDIO0 | SPIX0A_SDIO0 | PT_PT9 | TIMER_TMR3 | GPIO_INT(P1) |
| P1.2 | SPIM1A_MISO/SDIO1 | SPIX0A_SDIO1 | PT_PT10 | TIMER_TMR4 | GPIO_INT(P1) |
| P1.3 | SPIM1A_SS0 | SPIX0A_SS0 | PT_PT11 | TIMER_TMR5 | GPIO_INT(P1) |
| P1.4 | SPIM1A_SDIO2 | SPIX0A_SDIO2 | PT_PT12 | TIMER_TMR0 | GPIO_INT(P1) |
| P1.5 | SPIM1A_SDIO3 | SPIX0A_SDIO3 | PT_PT13 | TIMER_TMR1 | GPIO_INT(P1) |
| P1.6 | I2CM0A_SDA / I2CS0A_SDA | | PT_PT14 | TIMER_TMR2 | GPIO_INT(P1) |
| P1.7 | I2CM0A_SCL / I2CS0A_SCL | | PT_PT15 | TIMER_TMR3 | GPIO_INT(P1) |
| P2.0 | UART1A_RX | UART1B_TX | PT_PT0 | TIMER_TMR4 | GPIO_INT(P2) |
| P2.1 | UART1A_TX | UART1B_RX | PT_PT1 | TIMER_TMR5 | GPIO_INT(P2) |
| P2.2 | UART1A_CTS | UART1B_RTS | PT_PT2 | TIMER_TMR0 | GPIO_INT(P2) |
| P2.3 | UART1A_RTS | UART1B_CTS | PT_PT3 | TIMER_TMR1 | GPIO_INT(P2) |
| P2.4 | SPIM2A_SCK | | PT_PT4 | TIMER_TMR2 | GPIO_INT(P2) |
| P2.5 | SPIM2A_MOSI/SDIO0 | | PT_PT5 | TIMER_TMR3 | GPIO_INT(P2) |
| P2.6 | SPIM2A_MISO/SDIO1 | | PT_PT6 | TIMER_TMR4 | GPIO_INT(P2) |
| P2.7 | SPIM2A_SS0 | | PT_PT7 | TIMER_TMR5 | GPIO_INT(P2) |
| P3.0 | UART2A_RX | UART2B_TX | PT_PT8 | TIMER_TMR0 | GPIO_INT(P3) |
| P3.1 | UART2A_TX | UART2B_RX | PT_PT9 | TIMER_TMR1 | GPIO_INT(P3) |
| P3.2 | UART2A_CTS | UART2B_RTS | PT_PT10 | TIMER_TMR2 | GPIO_INT(P3) |
| P3.3 | UART2A_RTS | UART2B_CTS | PT_PT11 | TIMER_TMR3 | GPIO_INT(P3) |
| P3.4 | I2CM1A_SDA / I2CS0B_SDA | SPIM2A_SS1 | PT_PT12 | TIMER_TMR4 | GPIO_INT(P3) |
| P3.5 | I2CM1A_SCL / I2CS0B_SCL | SPIM2A_SS2 | PT_PT13 | TIMER_TMR5 | GPIO_INT(P3) |
| P3.6 | SPIM1A_SS1 | SPIX_SS1 | PT_PT14 | TIMER_TMR0 | GPIO_INT(P3) |
| P3.7 | SPIM1A_SS2 | SPIX_SS2 | PT_PT15 | TIMER_TMR1 | GPIO_INT(P3) |
| P4.0 | OWM_I/O | SPIM2A_SR0 | PT_PT0 | TIMER_TMR2 | GPIO_INT(P4) |
| P4.1 | OWM_PUPEN | SPIM2A_SR1 | PT_PT1 | TIMER_TMR3 | GPIO_INT(P4) |