

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	1-Wire, I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-30°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	63-WFBGA, WLBGA
Supplier Device Package	63-WLP (3.07×3.87)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/max32626iwy-t

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

TABLE OF CONTENTS

General Description	
Applications	
Benefits and Features	
Simplified Block Diagram	
Absolute Maximum Ratings	
Package Information	
63 WLP	
68 TQFN	
Electrical Characteristics	6
Electrical Characteristics - ADC	
Electrical Characteristics - USB	
Electrical Characteristics - SPI Master / SPIX Master	
Electrical Characteristics - SPI Slave	
Electrical Characteristics - I ² C Bus	
Pin Configurations	
Pin Description	
Detailed Description	
MAX32625/MAX32626	
ARM Cortex-M4F Processor	
Power Operating Modes	
Low Power Mode 0 (LP0)	
Low Power Mode 1 (LP1)	
Low Power Mode 2 (LP2)	
Low Power Mode 3 (LP3)	
Analog-to-Digital Converter	
Pulse Train Engine	
Clocking Scheme	
Interrupt Sources	
Real-Time Clock and Wake-Up Timer	
General-Purpose I/O and Special Function Pins	
CRC Module	
Watchdog Timers	
Programmable Timers	
Serial Peripherals	
USB	
I ² C Master and Slave	
SPI (Master)	

Simplified Block Diagram



Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Absolute Maximum Ratings

V _{DD18} 0.3V to +1.89V	Total Current into All V _{DDIO} and V _{DDIOH} Power Pins Combined
V _{DD12} 0.3V to +1.32V	(Sink)100mA
V _{RTC} 0.3V to +1.89V	Total Current into V _{SS} 100mA
V _{DDB} 0.3V to +3.6V	Output Current (Sink) by Any I/O Pin25mA
V _{DDIO} 0.3V to +3.6V	Output Current (Source) by Any I/O Pin25mA
V _{DDIOH} 0.3V to +3.6V	Continuous Package Power Dissipation TQFN (multilayer board)
32KIN, 32KOUT0.3V to +3.6V	$T_A = +70^{\circ}C \text{ (derate } 49.5 \text{mW/}^{\circ}C \text{ above } +70^{\circ}C)3960.4 \text{mW}$
RSTN, SRSTN, DP, DM, GPIO, JTAG0.3V to +3.6V	Operating Temperature Range30°C to +85°C
AIN[1:0]0.3V to +5.5V	Storage Temperature Range65°C to +150°C
AIN[3:2]0.3V to +3.6V	Soldering Temperature (reflow)+260°C
(All voltages with respect to V_{SS} , unless otherwise noted.)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

63 WLP

PACKAGE CODE	W6333B+1
Outline Number	21-100084
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Single Layer Board:	
Junction-to-Ambient (θ _{JA})	N/A
Junction-to-Case Thermal Resistance (θ _{JC})	N/A
Thermal Resistance, Four Layer Board:	
Junction-to-Ambient (θ _{JA})	35.87°C/W
Junction-to-Case Thermal Resistance (θ _{JC})	N/A

68 TQFN

PACKAGE CODE	T6888+1
Outline Number	<u>21-0510</u>
Land Pattern Number	90-0354
Thermal Resistance, Single Layer Board:	
Junction-to-Ambient (θ _{JA})	N/A
Junction-to-Case Thermal Resistance (θ _{JC})	N/A
Thermal Resistance, Four Layer Board:	
Junction-to-Ambient (θ _{JA})	20.20°C/W
Junction-to-Case Thermal Resistance (θ _{JC})	1°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packaging. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -30°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
	V _{DD18}		1.71	1.8	1.89	
	V _{DD12}		1.14	1.2	1.26	
Supply Voltage	V _{RTC}		1.75	1.8	1.89	V
	V _{DDIO}		1.71	1.8	3.6	
	V _{DDIOH}	V _{DDIOH} must be ≥ V _{DDIO}	1.71	1.8	3.6	
1.2V Internal Regulator	V _{REG12}		1.14	1.2	1.26	V
Power-Fail Reset Voltage	V _{RST}	Monitors V _{DD18}	1.61		1.7	V
Power-On Reset Voltage	V _{POR}	Monitors V _{DD18}		1.5		V
RAM Data Retention Voltage	V _{DRV}	V _{DD12} supply, retention in LP1		0.930		mV
V _{DD12} Dynamic Current, LP3 Mode	I _{DD12_DLP3}	Measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current, PMU disabled		106		µA/MHz
V _{DD12} Fixed Current, LP3		96MHz oscillator selected as system clock, measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current		87		
Mode	DD12_FLP3	4MHz oscillator selected as system clock, measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current		39		- μΑ
V _{DD18} Fixed Current, LP3	lance sur-	96MHz oscillator selected as system clock, measured on the V_{DD18} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current		366		
Mode	DD18_FLP3	4MHz oscillator selected as system clock, measured on the V _{DD18} pin and executing code from cache memory, all inputs are tied to V _{SS} or V _{DD18} , outputs do not source/sink any current		33		- μΑ
V _{DD12} Dynamic Current, LP2 Mode	I _{DD12_DLP2}	Measured on the V _{DD12} pin, ARM in sleep mode, PMU with two channels active		27		μΑ/MHz

Electrical Characteristics (continued)

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -30°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD12} Fixed Current, LP2		96MHz oscillator selected as system clock, measured on the $\rm V_{DD12}$ pin, ARM in sleep mode, PMU with two channels active		87		μA
Mode		4MHz oscillator selected as system clock, measured on the V_{DD12} pin, ARM in sleep mode, PMU with two channels active		39		μΑ
V _{DD18} Fixed Current, LP2 Mode		96MHz oscillator selected as system clock, measured on the V_{DD18} pin, ARM in sleep mode, PMU with two channels active		366		^
	IDD18_FLP2	4MHz oscillator selected as system clock, measured on the V_{DD18} pin, ARM in sleep mode, PMU with two channels active		33		μΑ
V _{DD12} Fixed Current, LP1 Mode	I _{DD12_FLP1}	Standby state with full data retention		1.06		μA
V _{DD18} Fixed Current, LP1 Mode	I _{DD18} _FLP1	Standby state with full data retention		120		nA
V _{RTC} Fixed Current, LP1 Mode	I _{DDRTC_FLP1}	RTC enabled, retention regulator powered by V _{DD12}		594		nA
V _{DD12} Fixed Current, LP0 Mode	I _{DD12_FLP0}			14		nA
V _{DD18} Fixed Current, LP0 Mode	I _{DD18_FLP0}			120		nA
V _{RTC} Fixed Current, LP0	IDDDTO FLDO	RTC enabled		505		nA
Mode	IDDRTC_FLP0	RTC disabled		105		
LP2 Mode Resume Time	t _{LP2_ON}			0		μs
LP1 Mode Resume Time	t _{LP1_ON}			5		μs
LP0 Mode Resume Time	t _{LP0_ON}	Polling flash ready		11		μs
GENERAL-PURPOSE I/O						
Input Low Voltage for All	Vu. opio	V _{DDIO} selected as I/O supply, pin configured as GPIO			0.3 × V _{DDIO}	V
GPIO	V _{IL_GPIO}	V _{DDIOH} selected as I/O supply, pin configured as GPIO			0.3 × V _{DDIOH}	V
Input Low Voltage for RSTN	V _{IL_RSTN}				0.3 x V _{RTC}	V
Input Low Voltage for SRSTN	V _{IL_SRSTN}				0.3 x V _{DDIO}	
Input High Voltage for All	V _{IH_GPIO}	V _{DDIO} selected as I/O supply, pin configured as GPIO	0.7 × V _{DDIO}			\/
GPIO	V _{IH} _GPIOH	V _{DDIOH} selected as I/O supply, pin configured as GPIO	0.7 × V _{DDIOH}			V

Electrical Characteristics (continued)

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -30°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Pullup Resistor to SRSTN, TMS, TCK, TDI	R _{PU_VDDIO}	Pullup to V _{DDIO}		25		kΩ
Input Pullup Resistor to RSTN	R _{PU_VRTC}	Pullup to V _{RTC}		25		kΩ
Input Pullup/Pulldown Re-	R _{PU_NORM}	Normal resistance, pin configured as GPIO		25		kΩ
sistor for All GPIO	R _{PU_HIGH}	Highest resistance, pin configured as GPIO		1		ΜΩ
JTAG	,					
Input Low Voltage for TCK, TMS, TDI	V _{IL}				0.3 x V _{DDIO}	V
Input High Voltage for TCK, TMS, TDI	V _{IH}		0.7 x V _{DDIO}			V
Output Low Voltage for TDO	V _{OL}			0.2	0.4	V
Output High Voltage for TDO	V _{OH}		V _{DDIO} - 0.4			V
CLOCKS						
System Clock Frequency	fsys_clk		0.001		98	MHz
System Clock Period	tsys_clk			1/f _{SYS} _ CLK		ns
Internal Relaxation Oscilla-		Factory default	94	96	98	
tor Frequency	fINTCLK	Firmware trimmed, required for USB compliance	95.76	96	96.24	MHz
Internal RC Oscillator Frequency	fRCCLK		3.9	4	4.1	MHz
RTC Input Frequency	f _{32KIN}	32kHz watch crystal, 6pF, ESR < 70kΩ		32.768		kHz
RTC Operating Current	I _{RTC_LP23}	LP2 or LP3 mode		0.7		
KTC Operating Current	I _{RTC_LP01}	LP0 or LP1 mode		0.35		μA
RTC Power-Up Time	t _{RTC_ON}			250		ms
FLASH MEMORY	,					
Page Size				8		kB
Floob From Time	t _{M_ERASE}	Mass erase		30		
Flash Erase Time	t _{P_ERASE}	Page erase		30		ms
Flash Programming Time Per Word	t _{PROG}			60		μs
Flash Endurance			10			kcycles
Data Retention	t _{RET}	$T_A = +25^{\circ}C$	10			years

Electrical Characteristics - ADC

(Internal bandgap reference selected and ADC_SCALE = ADC_REFSCL = 1 unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution				10		Bits
ADC Clock Rate	f _{ADC_CLK}		0.1		8	MHz
ADC Clock Period	t _{ADC_CLK}			1/f _{ADC} _ CLK		μs
		AINO-AIN3, ADC_CHSEL = 0-3, BUF_BYPASS = 0	0.05		V _{DD18}	
Input Voltage Pange	V	AIN0-AIN1, ADC_CHSEL = 4-5, BUF_BYPASS = 0	0.05		5.5	V
Input Voltage Range	V _{AIN}	AIN0-AIN3, ADC_CHSEL = 0-3, BUF_BYPASS = 1	V_{SS}		$V_{\rm DD18}$	V
		AIN0-AIN1, ADC_CHSEL = 4-5, BUF_BYPASS = 1	V_{SS}		5.5	
Input Dynamic Current,	1	ADC active, ADC buffer bypassed		4.5		μA
Switched Capacitance	I _{AIN}	ADC active, ADC buffer enabled		50		nA
Analog Innut Canacitanes	6	Fixed capacitance to V _{SS}		1		pF
Analog Input Capacitance	C _{AIN}	Dynamically switched capacitance		250		nF
Integral Nonlinearity	INL				±2	LSB
Differential Nonlinearity	DNL				±1	LSB
Offset Error	Vos			±1		LSB
Gain Error	GE			±2		LSB
Signal-to-Noise Ratio	SNR			58.5		dB
Signal-to-Noise and Distortion	SINAD			58.5		dB
Total Harmonic Distortion	THD			-68.5		dB
Spurious Free Dynamic Range	SFDR			74		dB
ADC Active Current	I _{ADC}	ADC active, reference buffer enabled, input buffer disabled		240		μA
Input Buffer Active Current	I _{INBUF}			53		μA
ADC Setup Time	tadc_su	Any power-up of ADC clock, ADC bias, reference buffer or input buffer, to CpuAdcStart			10	μs
·		Any power-up of ADC clock or ADC bias to CpuAdcStart			48	tACLK
ADC Output Latency	t _{ADC}			1025		tACLK
ADC Sample Rate	f _{ADC}				7.8	ksps
ADC Input Leakage		AIN0 or AIN1, ADC inactive or channel not selected		0.12	4	nA
ADO Iliput Leakaye	ladc_leak	AIN2 or AIN3, ADC inactive or channel not selected		0.02	1	IIA

Electrical Characteristics - ADC (continued)

(Internal bandgap reference selected and ADC_SCALE = ADC_REFSCL = 1 unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AIN0/AIN1 Resistor Divider Error		ADC_CHSEL = 4 or 5, not including ADC offset/gain error		±2		LSB
Full-Scale Voltage	V _{FS}	ADC code = 0x3FF		1.2		V
Bandgap Temperature Coefficient	V _{TEMPCO}	Box method		30		ppm/°C

Electrical Characteristics - USB

 $(V_{DD18} = V_{RST} \text{ to } 1.89V, T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB PHY Supply Voltage	V_{DDB}			3.3		V
Single-Ended Input High Voltage DP, DM	V _{IHD}		2			V
Single-Ended Input Low Voltage DP, DM	V _{ILD}				0.8	V
Output Low Voltage DP, DM	V_{OLD}	$R_L = 1.5k\Omega$ from DP to 3.6V			0.3	V
Output High Voltage DP, DM	V _{OHD}	R_L = 15kΩ from DP and DM to V_{SS}	2.8			V
Differential Input Sensitivity DP, DM	V _{DI}	DP to DM	0.2			V
Common-Mode Voltage Range	V _{CM}	Includes V _{DI} range	0.8		2.5	V
Single-Ended Receiver Threshold	V _{SE}		0.8		2	V
Single-Ended Receiver Hysteresis	V _{SEH}			200		mV
Differential Output Signal Cross-Point Voltage	V _{CRS}	C _L = 50pF, GBD	1.3		2	V
DP, DM Off-State Input Impedance	R_{LZ}		300			kΩ
Driver Output Impedance	R _{DRV}	Steady-state drive	28		44	Ω
DP Pull-up Resistor	R _{PU}	Idle	0.9		1.575	kΩ
DP Pullup Resistor	R _{PU}	Receiving	1.425		3.09	kΩ
USB TIMING						
DP, DM Rise Time (Transmit)	t _R	C _L = 50pF, GBD	4		20	ns
DP, DM Fall Time (Transmit)	t _F	C _L = 50pF, GBD	4		20	ns
Rise/Fall Time Matching (Transmit)	t _R , t _F	C _L = 50pF, GBD	90		110	%

Electrical Characteristics - SPI Master / SPIX Master

(Timing specifications are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Master Operating Frequency	f _{MCK}				48	MHz
Master SCLK Period	t _{MCK}			1/f _{MCK}		ns
SCLK Output Pulse- Width High	^t MCH		t _{MCK} /2			ns
SCLK Output Pulse- Width Low	t _{MCL}		(t _{MCK} /2) - 4			ns
MOSI Output Hold Time After SCLK Sample Edge	t _{MOH}		(t _{MCK} /2)			ns
MOSI Output Valid to Sample Edge	t _{MOV}		(t _{MCK} /2) - 4			ns
MISO Input Valid to SCLK Sample Edge Setup	t _{MIS}		1			ns
MISO Input to SCLK Sample Edge	^t MIH				1	ns




Figure 1. SPI Master and SPI XIP Master Timing

Electrical Characteristics - SPI Slave

(AC Electrical Specifications are guaranteed by design and are not production tested, V_{DD18} = V_{RST} to 1.89V, T_A = -30°C to +85°C.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Slave Operating	f	Standard SPI mode			22.7	MHz
Frequency	^T SCK	Fast SPI mode			45.5	IVITIZ
SCLK Period	tsck			1/f _{SCK}		ns

Electrical Characteristics - I²C Bus


(Limits are 100% tested at $T_A = +25$ °C and $T_A = +85$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS	
I ² C BUS					'	
		Standard mode, V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}			
		Standard mode, V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}		V	
Input High Voltage	V _{IH} _I2C	Fast mode, V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}	V _{DDIO} + 0.5		
		Fast mode, V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}	V _{DDIOH} + 0.5		
Input Low Voltage	V _{IL_I2C}	Standard mode, V _{DDIO} selected as I/O supply	-0.5	0.3 × V _{DDIO}		
		Standard mode, V _{DDIOH} selected as I/O supply	-0.5	0.3 × V _{DDIOH}	V	
		Fast mode, V _{DDIO} selected as I/O supply	-0.5	0.3 × V _{DDIO}		
		Fast mode, V _{DDIOH} selected as I/O supply	-0.5	0.3 × V _{DDIOH}		
Input Hysteresis (Schmitt)	V _{IHYS_I2C}	Fast mode, V _{DDIO} selected as I/O supply	0.05 x V _{DDIO}		V	
		Fast mode, V _{DDIOH} selected as I/O supply	0.05 x V _{DDIOH}		V	
Output Logic-Low (Open Drain or Open Collector)		Standard mode, I _{IL} = 3mA	0	0.4		
		Fast mode, I _{IL} = 3mA	0	0.4		
		Fast mode, I _{IL} = 2mA, V _{DDIO} selected as I/O supply	0	0.2 x V _{DDIO}	V	
		Fast mode, I _{IL} = 2mA, V _{DDIOH} selected as I/O supply	0	0.2 x V _{DDIOH}		
I ² C TIMING						
SCI Clock Fraguess:	requency f _{SCL}	Standard mode	0	100	T	
SCL Clock Frequency		Fast mode	0	400	kHz	

Pin Configurations



Pin Configurations (continued)



Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Pin Description

PIN					
63 WLP 68 TQFN		NAME	FUNCTION		
POWER PINS	1	I			
A8	23, 32	V _{DD18}	1.8V Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μ F capacitor as close as possible to the package.		
B8, C8, D1	5, 34, 41, 52, 63	V _{SS}	Digital Ground		
C1	19, 46	V _{DDIOH}	I/O Supply Voltage, High. $1.8V \le V_{DDIOH} \le 3.6V$, always with $V_{DDIOH} \ge V_{DDIO}$. See EC table for V_{DDIOH} specification. This pin must be bypassed to V_{SS} with a $1.0\mu F$ capacitor as close as possible to the package.		
C9	37	V _{RTC}	RTC Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μ F capacitor as close as possible to the package.		
D8	3, 42	V _{DDIO}	I/O Supply Voltage. $1.8V \le V_{DDIO} \le 3.6V$. See EC table for V_{DDIO} specification. This pin must be bypassed to V_{SS} with a $1.0\mu F$ capacitor as close as possible to the package.		
D9	40	V _{DDB}	USB Transceiver Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μ F capacitor as close as possible to the package.		
E1	8	V _{DD12}	1.2V Nominal Supply Voltage. This pin must be bypassed to V_{SS} with a 1.0 μ F capacitor as close as possible to the package.		
CLOCK PINS					
A9	35	32KIN	32kHz Crystal Oscillator Input. Connect a 6pF 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, an external clock source can be driven on 32KIN if the 32KOUT pin is left unconnected. A 32kHz crystal or external clock source is required for proper USB operation.		
B9	36	32KOUT	32kHz Crystal Oscillator Output		
USB PINS		J.			
E8	43	DP	USB DP Signal. This bidirectional pin carries the positive differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.		
E9	44	DM	USB DM Signal. This bidirectional pin carries the negative differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.		
JTAG PINS					
B4	26	TCK/SWCLK	JTAG Clock Serial Wire Debug Clock This pin has an internal $25k\Omega$ pullup to V_{DDIO} .		
B5	24	TMS/SWDIO/	JTAG Test Mode Select Serial Wire Debug I/O		
В6	28	TDO	JTAG Test Data Output		
В7	30	TDI	JTAG Test Data Inputt. This pin has an internal 25k Ω pullup to V _{DDIO} .		

Pin Description (continued)

PIN		1	FUNCTION		
63 WLP 68 TQFN		NAME			
RESET PINS		·!			
А3	22	SRSTN	Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V_{DD12} supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfigure all registers. After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive. This pin is internally connected with an internal $25 \mathrm{k}\Omega$ pullup to the V_{DDIO} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.		
В3	21	RSTN	Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin is internally connected with an internal $25 \mathrm{k}\Omega$ pullup to the V_{RTC} supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.		
GENERAL-PU	IRPOSE I/O AN	D SPECIAL FU	NCTIONS (See Table 1. General-Purpose I/O Matrix)		
A2	20	P0.0	GPIO Port 0.0		
B2	18	P0.1	GPIO Port 0.1		
A1	17	P0.2	GPIO Port 0.2		
C4	16	P0.3	GPIO Port 0.3		
C3	15	P0.4	GPIO Port 0.4		
B1	14	P0.5	GPIO Port 0.5		
D4	13	P0.6	GPIO Port 0.6		
C2	12	P0.7	GPIO Port 0.7		
D3	11	P1.0	GPIO Port 1.0		
E4	10	P1.1	GPIO Port 1.1		
D2	9	P1.2	GPIO Port 1.2		
E3	7	P1.3	GPIO Port 1.3		
E2	6	P1.4	GPIO Port 1.4		
F2	4	P1.5	GPIO Port 1.5		
F1	2	P1.6	GPIO Port 1.6		
F3	1	P1.7	GPIO Port 1.7		
G2	67	P2.1	GPIO Port 2.1		
G3	66	P2.2	GPIO Port 2.2		
F4	65	P2.3	GPIO Port 2.3		
G4	64	P2.4	GPIO Port 2.4		
E5	62	P2.5	GPIO Port 2.5		

Detailed Description

MAX32625/MAX32626

The MAX32625/MAX32626 is an ultra-low power, high-efficiency, mixed-signal microcontroller based on the ARM Cortex-M4F 32-bit core with a maximum operating frequency of 96MHz with a hardware AES engine. An internal 4MHz oscillator supports minimal power consumption for applications requiring always-on monitoring. The MAX32626 is a secure version of the MAX32625, incorporating a trust protection unit (TPU) with advanced security features.

Application code executes from an internal 512kB program flash memory with up to 160kB SRAM available for general-application use. An 8kB instruction cache improves execution throughput, and a transparent code scrambling scheme is used to protect customer intellectual property residing in the internal program flash memory. Additionally, a SPI execute in place (SPIX) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

The MAX32625L is a lower-cost version of the MAX32625, providing 256kB of flash and 128kB of SRAM.

A 10-bit delta-sigma ADC is provided with a multiplexer front end for four external input channels (two of which are 5.5V tolerant) and internal channels to monitor internal voltages. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided. Other communications peripherals include a USB 2.0 slave interface, three master SPI interfaces, one slave SPI interface, three UART interfaces with multidrop support, up to two master I²C interfaces, and one slave I²C interface.

ARM Cortex-M4F Processor

The ARM Cortex-M4F processor is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with the low power, low cost, and ease-of-use benefits.

The ARM Cortex-M4F DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- 4 parallel 8-bit add/sub
- 2 parallel 16-bit add/sub
- 2 parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned data with or without saturation

Power Operating Modes

Low Power Mode 0 (LP0)

This mode places the core and peripheral logic in a static, low-power state. All features of the device are disabled except:

- Power sequencer
- · RTC clock (if enabled)
- Key data retention registers
- Power-on reset
- Voltage supply monitoring

Data retention in this mode can be maintained using only the V_{RTC} supply with all other voltage supplies disabled.

Low Power Mode 1 (LP1)

This mode places the core logic in a static, low-power state that supports a fast wake-up feature. Data retention in this mode can be maintained using only the V_{RTC} supply with all other voltage supplies disabled.

Low Power Mode 2 (LP2)

This configuration allows the ADC and some peripherals to operate while the ARM core is in sleep mode. The peripheral management unit provides intelligent, dynamic clocking of any enabled peripherals, ensuring the lowest possible power consumption.

Low Power Mode 3 (LP3)

During this state, the CPU is executing application code and all digital and analog peripherals are fully powered and awake. Dynamic clocking disables peripherals not in use, providing the optimal mix of high performance and low power consumption.

Analog-to-Digital Converter

The 10-bit delta-sigma ADC provides 4 external inputs and can also measure all internal power supplies. It operates at a maximum of 7.8ksps. AINO and AIN1 are 5V tolerant, making them suitable for monitoring batteries.

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a low power sleep mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the main CPU is suspended in a low power mode.

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

The ADC measures:

- AIN[3:2] (up to 3.3V)
- AIN[1:0] (up to 5.5V)
- VDD12
- V_{DD18}
- V_{DDB}
- V_{RTC}
- VDDIO
- V_{DDIOH}

Pulse Train Engine

16 independent pulse train generators can provide either a square wave or a repeating pattern from 2 bits to 32 bits in length. Any single pulse train generator or any desired group of pulse train generators can be synchronized at the bit level allowing for multibit patterns

Each pulse train generator is independently configurable.

The pulse train generators provide the following features:

- Independently enabled
- Multiple pin configurations allow for flexible layout

- Pulse trains can be started/synchronized independently or as a group
- Frequency of each enabled pulse train generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, and so on) of the input pulse train module clock
- Multiple repetition options for pulse train mode
 - Single shot (nonrepeating pattern of 2–32 bits)
 - Pattern repeats user-configurable number of times or indefinitely
 - End of one pulse train's loop count can restart one or more other pulse trains

Clocking Scheme

The high-frequency internal relaxation oscillator operates at a nominal frequency of 96MHz. It is the primary clock source for the digital logic and peripherals. Select the 4MHz internal oscillator to optimize active power consumption. Wake-up is possible from either the 4MHz or the 96MHz internal oscillator.

An external 32.766kHz time base is required when using the RTC or USB features of the device.




Figure 2. MAX32625/MAX32626 Clock Scheme

Programmable Timers

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each of the 32-bit timers can also be split into two 16-bit timers, enabling 12 standard 16-bit timers.

The 32-bit timer provide a number of features:

- 32-bit up/down autoreload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External input pin for timer input, clock gating or capture, limited to an input frequency of 1/4 of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general-purpose timers
- Timer interrupt

Serial Peripherals

USB

The integrated USB slave controller is compliant with the full-speed (12Mb/s) USB 2.0 specification. The integrated USB physical interface (PHY) reduces board space and system cost. The USB is powered by the V_{DDB} supply.

The USB controller supports DMA for the endpoint buffers. A total of 7 endpoint buffers are supported with configurable selection of IN or OUT in addition to endpoint 0.

An external 32kHz crystal or clock source is required for USB operation, even if the RTC function is not used. Although the USB timing is derived from the internal 96MHz oscillator, the default accuracy is not sufficient for USB operation. Periodic firmware adjustments of the 96MHz oscillator, using the 32kHz timebase as a reference, are necessary to comply with the USB timing requirements.




Figure 3. 32-Bit Timer

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

I²C Master and Slave

The I²C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium.

Two I²C interfaces allow combinations of up to two I²C master engines and/or one I²C-selectable slave engine to connect to a wide variety of I²C-compatible peripherals. These engines support both standard-mode and fast-mode I²C standards. The slave engine shares the same I/O port as the master engines and is selected through the I/O configuration settings. It provides the following features:

- Master or slave mode operation
- Supports standard (7-bit) addressing or 10-bit addressing
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
 - · Standard mode: 100kbps
 - Fast mode: 400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 16 bytes
- Transmitter FIFO depth of 16 bytes

SPI (Master)

The SPI master-mode-only (SPIM) interface operates independently in a single or multiple slave system and is fully accessible to the user application.

The SPI ports provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI slave devices. The three SPI master ports (SPI0, SPI1, SPI2) support the following features:

- Supports all four SPI modes (0, 1, 2, 3) for single-bit communication
- High-speed AHB access to transmit and receive using 32-byte Rx FIFO and 16-byte Tx FIFO
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and quad I/O supported
- Up to 5 slave select lines per port
- Up to 2 slave ready lines
- Programmable interface timing
- Programmable SCK frequency and duty cycle

- Programmable SCK alternate timing
- SS assertion and deassertion timing with respect to leading/trailing SCK edge

SPI (Slave)

The SPI slave (SPIS) port provides a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI master devices. The SPI slave interface provides the following features:

- Supports SPI modes 0 and 3
- Full-duplex operation in single-bit, 4-wire mode
- Slave select polarity fixed (active low)
- Dual and quad I/O supported
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- Four interrupts to monitor FIFO levels

SPI (Execute in Place (SPIX) Master)

The SPI execute in place (SPIX) master allows the CPU to transparently execute instructions stored in an external SPI flash. Instructions fetched through the SPIX master are cached just like instructions fetched from internal program memory. The SPIX master can also be used to access large amounts of external static data that would otherwise reside in internal data memory.

UART

All three universal asynchronous receiver-transmitter (UART) interfaces support full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry standard request to send (RTS) and clear to send (CTS) methodology. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 32-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th bit supports even/odd parity or multi-drop mode
- User-selectable UART slave address
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Maximum baud rate: 1843.2 kB

Table 1. General-Purpose I/O Matrix (continued)

GPIO	PRIMARY FUNCTION	SECONDARY FUNCTION	PULSE TRAIN OUTPUT	TIMER INPUT	GPIO INTERRUPT
P4.2	SPIM0A_SDIO2	SPIS0A_SDIO2	PT_PT2	TIMER_TMR4	GPIO_INT(P4)
P4.3	SPIM0A_SDIO3	SPIS0A_SDIO3	PT_PT3	TIMER_TMR5	GPIO_INT(P4)
P4.4	SPIM0A_SS1	SPIS0A_SCLK	PT_PT4	TIMER_TMR0	GPIO_INT(P4)
P4.5	SPIM0A_SS2	SPIS0A_MOSI/SDIO0	PT_PT5	TIMER_TMR1	GPIO_INT(P4)
P4.6	SPIM0A_SS3	SPIS0A_MISO/SDIO1	PT_PT6	TIMER_TMR2	GPIO_INT(P4)
P4.7	SPIM0A_SS4	SPIS0A_SS0	PT_PT7	TIMER_TMR3	GPIO_INT(P4)

Ordering Information

PART	FLASH	SRAM	TRUST PROTECTION UNIT (TPU)	PIN-PACKAGE
MAX32625IWY+	512KB	160KB	No	63 WLP
MAX32625IWY+T	512KB	160KB	No	63 WLP
MAX32625ITK+*	512KB	160KB	No	68 TQFN
MAX32625ITK+T*	512KB	160KB	No	68 TQFN
MAX32625IWYL+*	256KB	128KB	No	63 WLP
MAX32625IWYL+T*	256KB	128KB	No	63 WLP
MAX32625ITKL+*	256KB	128KB	No	68 TQFN
MAX32625ITKL+T*	256KB	128KB	No	68 TQFN
MAX32626IWY+	512KB	160KB	Yes	63 WLP
MAX32626IWY+T	512KB	160KB	Yes	63 WLP
MAX32626ITK+*	512KB	160KB	Yes	68 TQFN
MAX32626ITK+T*	512KB	160KB	Yes	68 TQFN

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

^{*}Future product—contact factory for availability.

Ultra-Low Power, High-Performance ARM Cortex-M4F Microcontroller for Wearables

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/16	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.