

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete                                                                       |
|----------------------------|--------------------------------------------------------------------------------|
| Core Processor             | ARM7®                                                                          |
| Core Size                  | 16/32-Bit                                                                      |
| Speed                      | 55MHz                                                                          |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, SPI, SSC, UART/USART, USB                  |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                     |
| Number of I/O              | 62                                                                             |
| Program Memory Size        | 256КВ (256К × 8)                                                               |
| Program Memory Type        | FLASH                                                                          |
| EEPROM Size                | -                                                                              |
| RAM Size                   | 64K x 8                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 1.95V                                                                  |
| Data Converters            | A/D 8x10b                                                                      |
| Oscillator Type            | Internal                                                                       |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                              |
| Mounting Type              | Surface Mount                                                                  |
| Package / Case             | 100-LQFP                                                                       |
| Supplier Device Package    | 100-LQFP (14x14)                                                               |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/at91sam7xc256-au-999 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 1. Description

Atmel's AT91SAM7XC512/256/128 is a member of a series of highly integrated Flash microcontrollers based on the 32-bit ARM RISC processor. It features 512/256/128 Kbyte high-speed Flash and 128/64/32 Kbyte SRAM, a large set of peripherals, including an 802.3 Ethernet MAC, a CAN controller, an AES 128 Encryption accelerator and a Triple Data Encryption System. A complete set of system functions minimizes the number of external components.

The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via a parallel interface on a production programmer prior to mounting. Built-in lock bits and a security bit protect the firmware from accidental overwrite and preserve its confidentiality.

The AT91SAM7XC512/256/128 system controller includes a reset controller capable of managing the power-on sequence of the microcontroller and the complete system. Correct device operation can be monitored by a built-in brownout detector and a watchdog running off an integrated RC oscillator.

By combining the ARM7TDMI processor with on-chip Flash and SRAM, and a wide range of peripheral functions, including USART, SPI, CAN Controller, Ethernet MAC, AES 128 accelerator, TDES, Timer Counter, RTT and Analog-to-Digital Converters on a monolithic chip, the AT91SAM7XC512/256/128 is a powerful device that provides a flexible, cost-effective solution to many embedded control applications requiring secure communication over, for example, Ethernet, CAN wired and Zigbee<sup>™</sup> wireless networks.

## 1.1 Configuration Summary of the AT91SAM7XC512/256/128

The AT91SAM7XC512, AT91SAM7XC256 and AT91SAM7XC128 differ only in memory sizes. Table 1-1 summarizes the configurations of the two devices.

| Device        | Flash      | Flash Organization | SRAM       | AES               | TDES |
|---------------|------------|--------------------|------------|-------------------|------|
| AT91SAM7XC512 | 512K bytes | dual plane         | 128K bytes | 1 AES 256/192/128 | 1    |
| AT91SAM7XC256 | 256K bytes | single plane       | 64K bytes  | 1 AES 128         | 1    |
| AT91SAM7XC128 | 128K bytes | single plane       | 32K bytes  | 1 AES 128         | 1    |

**Table 1-1.**Configuration Summary

| Signal Name                        | Function                          | Туре    | Active | Comments |  |  |  |
|------------------------------------|-----------------------------------|---------|--------|----------|--|--|--|
| USB Device Port                    |                                   |         |        |          |  |  |  |
| ЛОМ                                | USB Device Port Data -            | Analog  |        |          |  |  |  |
| חחס                                | USB Device Port Data - Analog     |         |        |          |  |  |  |
|                                    |                                   |         |        |          |  |  |  |
| SCK0 - SCK1                        | Serial Clock                      | 1/0     |        |          |  |  |  |
|                                    | Transmit Data                     | 1/0     |        |          |  |  |  |
|                                    | Receive Data                      | Input   |        |          |  |  |  |
|                                    | Request To Send                   | Output  |        |          |  |  |  |
|                                    | Clear To Send                     | Input   |        |          |  |  |  |
|                                    | Data Carrier Detect               | Input   |        |          |  |  |  |
|                                    | Data Camer Delect                 | Output  |        |          |  |  |  |
|                                    | Data Terminai Ready               | Unipul  |        |          |  |  |  |
| DSRI                               | Data Set Ready                    | Input   |        |          |  |  |  |
| KI1   Ring Indicator   Input       |                                   |         |        |          |  |  |  |
| Synchronous Serial Controller      |                                   |         |        |          |  |  |  |
|                                    | Iransmit Data                     | Output  |        |          |  |  |  |
| RD                                 | Receive Data                      | Input   |        |          |  |  |  |
| ТК                                 | Transmit Clock                    | I/O     |        |          |  |  |  |
| RK                                 | Receive Clock                     | I/O     |        |          |  |  |  |
| TF                                 | Transmit Frame Sync               | I/O     |        |          |  |  |  |
| RF                                 | Receive Frame Sync                | I/O     |        |          |  |  |  |
| Timer/Counter                      |                                   |         |        |          |  |  |  |
| TCLK0 - TCLK2                      | External Clock Inputs             | Input   |        |          |  |  |  |
| TIOA0 - TIOA2                      | I/O Line A                        | I/O     |        |          |  |  |  |
| TIOB0 - TIOB2                      | I/O Line B                        | I/O     |        |          |  |  |  |
|                                    | PWM Con                           | troller |        |          |  |  |  |
| PWM0 - PWM3                        | PWM Channels                      | Output  |        |          |  |  |  |
| Serial Peripheral Interface - SPIx |                                   |         |        |          |  |  |  |
| SPIx_MISO                          | Master In Slave Out               | I/O     |        |          |  |  |  |
| SPIx_MOSI                          | Master Out Slave In               | I/O     |        |          |  |  |  |
| SPIx_SPCK                          | SPI Serial Clock                  | I/O     |        |          |  |  |  |
| SPIx_NPCS0                         | SPI Peripheral Chip Select 0      | I/O     | Low    |          |  |  |  |
| SPIx_NPCS1-NPCS3                   | SPI Peripheral Chip Select 1 to 3 | Output  | Low    |          |  |  |  |
| Two-wire Interface                 |                                   |         |        |          |  |  |  |
| TWD                                | Two-wire Serial Data              | I/O     |        |          |  |  |  |
| TWCK                               | Two-wire Serial Clock             | I/O     |        |          |  |  |  |

## Table 3-1. Signal Description List (Continued)





## Table 3-1. Signal Description List (Continued)

| Signal Name                 | Function                         | Туре     | Active<br>Level | Comments                           |  |  |  |
|-----------------------------|----------------------------------|----------|-----------------|------------------------------------|--|--|--|
| Analog-to-Digital Converter |                                  |          |                 |                                    |  |  |  |
| AD0-AD3                     | Analog Inputs                    | Analog   |                 | Digital pulled-up inputs at reset. |  |  |  |
| AD4-AD7                     | Analog Inputs                    | Analog   |                 | Analog Inputs                      |  |  |  |
| ADTRG                       | ADC Trigger                      | Input    |                 |                                    |  |  |  |
| ADVREF                      | ADC Reference                    | Analog   |                 |                                    |  |  |  |
|                             | Fast Flash Programming Interface |          |                 |                                    |  |  |  |
| PGMEN0-PGMEN1               | Programming Enabling             | Input    |                 |                                    |  |  |  |
| PGMM0-PGMM3                 | Programming Mode                 | Input    |                 |                                    |  |  |  |
| PGMD0-PGMD15                | Programming Data                 | I/O      |                 |                                    |  |  |  |
| PGMRDY                      | Programming Ready                | Output   | High            |                                    |  |  |  |
| PGMNVALID                   | Data Direction                   | Output   | Low             |                                    |  |  |  |
| PGMNOE                      | Programming Read                 | Input    | Low             |                                    |  |  |  |
| PGMCK                       | Programming Clock                | Input    |                 |                                    |  |  |  |
| PGMNCMD                     | Programming Command              | Input    | Low             |                                    |  |  |  |
|                             | CAN Cont                         | troller  | 1               |                                    |  |  |  |
| CANRX                       | CAN Input                        | Input    |                 |                                    |  |  |  |
| CANTX                       | CAN Output                       | Output   |                 |                                    |  |  |  |
|                             | Ethernet MA                      | C 10/100 |                 |                                    |  |  |  |
| EREFCK                      | Reference Clock                  | Input    |                 | RMII only                          |  |  |  |
| ETXCK                       | Transmit Clock                   | Input    |                 | MII only                           |  |  |  |
| ERXCK                       | Receive Clock                    | Input    |                 | MII only                           |  |  |  |
| ETXEN                       | Transmit Enable                  | Output   |                 |                                    |  |  |  |
| ETX0 - ETX3                 | Transmit Data                    | Output   |                 | ETX0 - ETX1 only in RMII           |  |  |  |
| ETXER                       | Transmit Coding Error            | Output   |                 | MII only                           |  |  |  |
| ERXDV                       | Receive Data Valid               | Input    |                 | MII only                           |  |  |  |
| ECRSDV                      | Carrier Sense and Data Valid     | Input    |                 | RMII only                          |  |  |  |
| ERX0 - ERX3                 | Receive Data                     | Input    |                 | ERX0 - ERX1 only in RMII           |  |  |  |
| ERXER                       | Receive Error                    | Input    |                 |                                    |  |  |  |
| ECRS                        | Carrier Sense                    | Input    |                 | MII only                           |  |  |  |
| ECOL                        | Collision Detected               | Input    |                 | MII only                           |  |  |  |
| EMDC                        | Management Data Clock            | Output   |                 |                                    |  |  |  |
| EMDIO                       | Management Data Input/Output     | I/O      |                 |                                    |  |  |  |
| EF100                       | Force 100 Mbits/sec.             | Output   | High            | RMII only                          |  |  |  |

Note: 1. Refer to Section 6. "I/O Lines Considerations".



## 5. Power Considerations

## 5.1 **Power Supplies**

The AT91SAM7XC512/256/128 has six types of power supply pins and integrates a voltage regulator, allowing the device to be supplied with only one voltage. The six power supply pin types are:

- VDDIN pin. It powers the voltage regulator and the ADC; voltage ranges from 3.0V to 3.6V, 3.3V nominal. In order to decrease current consumption, if the voltage regulator and the ADC are not used, VDDIN, ADVREF, AD4, AD5, AD6 and AD7 should be connected to GND. In this case, VDDOUT should be left unconnected.
- VDDOUT pin. It is the output of the 1.8V voltage regulator.
- VDDIO pin. It powers the I/O lines; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
- VDDFLASH pin. It powers the USB transceivers and a part of the Flash and is required for the Flash to operate correctly; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
- VDDCORE pins. They power the logic of the device; voltage ranges from 1.65V to 1.95V, 1.8V typical. It can be connected to the VDDOUT pin with decoupling capacitor. VDDCORE is required for the device, including its embedded Flash, to operate correctly.
- VDDPLL pin. It powers the oscillator and the PLL. It can be connected directly to the VDDOUT pin.

No separate ground pins are provided for the different power supplies. Only GND pins are provided and should be connected as shortly as possible to the system ground plane.

### 5.2 Power Consumption

The AT91SAM7XC512/256/128 has a static current of less than 60  $\mu$ A on VDDCORE at 25°C, including the RC oscillator, the voltage regulator and the power-on reset when the brownout detector is deactivated. Activating the brownout detector adds 28  $\mu$ A static current.

The dynamic power consumption on VDDCORE is less than 90 mA at full speed when running out of the Flash. Under the same conditions, the power consumption on VDDFLASH does not exceed 10 mA.

## 5.3 Voltage Regulator

The AT91SAM7XC512/256/128 embeds a voltage regulator that is managed by the System Controller.

In Normal Mode, the voltage regulator consumes less than 100  $\mu$ A static current and draws 100 mA of output current.

The voltage regulator also has a Low-power Mode. In this mode, it consumes less than 25  $\mu$ A static current and draws 1 mA of output current.

Adequate output supply decoupling is mandatory for VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel: one external 470 pF (or 1 nF) NPO capacitor should be connected between VDDOUT and GND as close to the chip as possible. One external 2.2  $\mu$ F (or 3.3  $\mu$ F) X7R capacitor should be connected between VDDOUT and GND.

5V-tolerant means that the I/O lines can drive voltage level according to VDDIO, but can be driven with a voltage of up to 5.5V. However, driving an I/O line with a voltage over VDDIO while the programmable pull-up resistor is enabled will create a current path through the pull-up resistor from the I/O line to VDDIO. Care should be taken, in particular at reset, as all the I/O lines default to input with pull-up resistor enabled at reset.

## 6.6 I/O Lines Current Drawing

The PIO lines PA0 to PA3 are high-drive current capable. Each of these I/O lines can drive up to 16 mA permanently.

The remaining I/O lines can draw only 8 mA.

However, the total current drawn by all the I/O lines cannot exceed 200 mA.





## 7. Processor and Architecture

## 7.1 ARM7TDMI Processor

- RISC processor based on ARMv4T Von Neumann architecture
  - Runs at up to 55 MHz, providing 0.9 MIPS/MHz
- Two instruction sets
  - ARM® high-performance 32-bit instruction set
  - Thumb<sup>®</sup> high code density 16-bit instruction set
- Three-stage pipeline architecture
  - Instruction Fetch (F)
  - Instruction Decode (D)
  - Execute (E)

## 7.2 Debug and Test Features

- Integrated embedded in-circuit emulator
  - Two watchpoint units
  - Test access port accessible through a JTAG protocol
  - Debug communication channel
  - Debug Unit
    - Two-pin UART
    - Debug communication channel interrupt handling
    - Chip ID Register
  - IEEE1149.1 JTAG Boundary-scan on all digital pins

## 7.3 Memory Controller

- Programmable Bus Arbiter
  - Handles requests from the ARM7TDMI, the Ethernet MAC and the Peripheral DMA Controller
- · Address decoder provides selection signals for
  - Three internal 1 Mbyte memory areas
  - One 256 Mbyte embedded peripheral area
- Abort Status Registers
  - Source, Type and all parameters of the access leading to an abort are saved
  - Facilitates debug by detection of bad pointers
- Misalignment Detector
  - Alignment checking of all data accesses
  - Abort generation in case of misalignment
- Remap Command
  - Remaps the SRAM in place of the embedded non-volatile memory
  - Allows handling of dynamic exception vectors

| 256M Bytes | 0x0000 0000<br>0x000F FFFF | Flash Before Remap<br>SRAM After Remap |   | 1 M Bytes   |
|------------|----------------------------|----------------------------------------|---|-------------|
|            | 0x001F FFFF                | Internal FLASH                         |   | 1 M Bytes   |
|            | 0x0020 0000                | Internal SRAM                          | , | 1 M Bytes   |
|            | 0x0030 0000                | Internal ROM                           |   | 1 M Bytes   |
|            | 0x0040 0000                | Undefined Areas<br>(Abort)             |   | 252 M Bytes |
|            | 0x0FFF FFFF                |                                        |   |             |

**Figure 8-3.** Internal Memory Mapping with GPNVM Bit 2 = 1

### 8.5 Embedded Flash

#### 8.5.1 Flash Overview

- The Flash of the AT91SAM7XC512 is organized in two banks (dual plane) 0f 1254 pages of 256 bytes. The 524, 288 bytes are organized in 32-bit words.
- The Flash of the AT91SAM7XC256 is organized in 1024 pages of 256 bytes (single plane). It reads as 65,536 32-bit words.
- The Flash of the AT91SAM7XC128 is organized in 512 pages of 256 bytes (single plane). It reads as 32,768 32-bit words.

The Flash contains a 256-byte write buffer, accessible through a 32-bit interface.

The Flash benefits from the integration of a power reset cell and from the brownout detector. This prevents code corruption during power supply changes, even in the worst conditions.

When Flash is not used (read or write access), it is automatically placed into standby mode.

#### 8.5.2 Embedded Flash Controller

The Embedded Flash Controller (EFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped within the Memory Controller on the APB. The User Interface allows:

- programming of the access parameters of the Flash (number of wait states, timings, etc.)
- starting commands such as full erase, page erase, page program, NVM bit set, NVM bit clear, etc.
- getting the end status of the last command
- getting error status
- programming interrupts on the end of the last commands or on errors

The Embedded Flash Controller also provides a dual 32-bit Prefetch Buffer that optimizes 16-bit access to the Flash. This is particularly efficient when the processor is running in Thumb mode.

Two EFCs are embedded in the AT91SAM7XC512 to control each bank of 256 KBytes. Dualplane organization allows concurrent read and program functionality. Read from one memory



Flash Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

This security bit can only be enabled, through the Command "Set Security Bit" of the EFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and after a full flash erase is performed. When the security bit is deactivated, all accesses to the flash are permitted.

It is important to note that the assertion of the ERASE pin should always be longer than 220 ms.

As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal operation. However, it is safer to connect it directly to GND for the final application.

#### 8.5.5 Non-volatile Brownout Detector Control

Two general purpose NVM (GPNVM) bits are used for controlling the brownout detector (BOD), so that even after a power loss, the brownout detector operations remain in their state.

These two GPNVM bits can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EFC User Interface.

- GPNVM Bit 0 is used as a brownout detector enable bit. Setting the GPNVM Bit 0 enables the BOD, clearing it disables the BOD. Asserting ERASE clears the GPNVM Bit 0 and thus disables the brownout detector by default.
- The GPNVM Bit 1 is used as a brownout reset enable signal for the reset controller. Setting the GPNVM Bit 1 enables the brownout reset when a brownout is detected, Clearing the GPNVM Bit 1 disables the brownout reset. Asserting ERASE disables the brownout reset by default.

#### 8.5.6 Calibration Bits

Eight NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.

#### 8.6 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang-programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when the TST pin and the PA0 and PA1 pins are all tied high.

#### 8.7 SAM-BA Boot Assistant

The SAM-BA Boot Assistant is a default Boot Program that provides an easy way to program insitu the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the DBGU or the USB Device Port.

 Communication via the DBGU supports a wide range of crystals from 3 to 20 MHz via software auto-detection.





• Communication via the USB Device Port is limited to an 18.432 MHz crystal.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

The SAM-BA Boot is in ROM and is mapped at address 0x0 when the GPNVM Bit 2 is set to 0.

When GPNVM bit 2 is set to 1, the device boots from the Flash.

When GPNVM bit 2 is set to 0, the device boots from ROM (SAM-BA).

## 9. System Controller

The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power, time, debug and reset.

The System Controller peripherals are all mapped to the highest 4 Kbytes of address space, between addresses 0xFFFF F000 and 0xFFFF FFFF.

Figure 9-1 on page 26 shows the System Controller Block Diagram.

Figure 8-1 on page 19 shows the mapping of the User Interface of the System Controller peripherals. Note that the Memory Controller configuration user interface is also mapped within this address space.







#### Figure 9-1. System Controller Block Diagram



## 9.2 Clock Generator

The Clock Generator embeds one low-power RC Oscillator, one Main Oscillator and one PLL with the following characteristics:

- RC Oscillator ranges between 22 KHz and 42 KHz
- Main Oscillator frequency ranges between 3 and 20 MHz
- Main Oscillator can be bypassed
- PLL output ranges between 80 and 200 MHz

It provides SLCK, MAINCK and PLLCK.

Figure 9-2. Clock Generator Block Diagram



## 9.3 Power Management Controller

The Power Management Controller uses the Clock Generator outputs to provide:

- the Processor Clock PCK
- the Master Clock MCK
- the USB Clock UDPCK
- all the peripheral clocks, independently controllable
- · four programmable clock outputs

The Master Clock (MCK) is programmable from a few hundred Hz to the maximum operating frequency of the device.

The Processor Clock (PCK) switches off when entering processor idle mode, thus allowing reduced power consumption while waiting for an interrupt.





## 9.4 Advanced Interrupt Controller

- · Controls the interrupt lines (nIRQ and nFIQ) of an ARM Processor
- · Individually maskable and vectored interrupt sources
  - Source 0 is reserved for the Fast Interrupt Input (FIQ)
  - Source 1 is reserved for system peripherals (RTT, PIT, EFC, PMC, DBGU, etc.)
  - Other sources control the peripheral interrupts or external interrupts
  - Programmable edge-triggered or level-sensitive internal sources
  - Programmable positive/negative edge-triggered or high/low level-sensitive external sources
- 8-level Priority Controller
  - Drives the normal interrupt nIRQ of the processor
  - Handles priority of the interrupt sources





## 10. Peripherals

## 10.1 User Interface

The User Peripherals are mapped in the 256 MBytes of address space between 0xF000 0000 and 0xFFFE FFFF. Each peripheral is allocated 16 Kbytes of address space.

A complete memory map is provided in Figure 8-1 on page 19.

## 10.2 Peripheral Identifiers

The AT91SAM7XC512/256/128 embeds a wide range of peripherals. Table 10-1 defines the Peripheral Identifiers of the AT91SAM7XC512/256/128. Unique peripheral identifiers are defined for both the Advanced Interrupt Controller and the Power Management Controller.

| Peripheral ID | Peripheral Mnemonic | Peripheral Name                      | External<br>Interrupt |
|---------------|---------------------|--------------------------------------|-----------------------|
| 0             | AIC                 | Advanced Interrupt Controller        | FIQ                   |
| 1             | SYSC <sup>(1)</sup> | System                               |                       |
| 2             | PIOA                | Parallel I/O Controller A            |                       |
| 3             | PIOB                | Parallel I/O Controller B            |                       |
| 4             | SPI0                | Serial Peripheral Interface 0        |                       |
| 5             | SPI1                | Serial Peripheral Interface 1        |                       |
| 6             | US0                 | USART 0                              |                       |
| 7             | US1                 | USART 1                              |                       |
| 8             | SSC                 | Synchronous Serial Controller        |                       |
| 9             | тwi                 | Two-wire Interface                   |                       |
| 10            | PWMC                | Pulse Width Modulation Controller    |                       |
| 11            | UDP                 | USB device Port                      |                       |
| 12            | TC0                 | Timer/Counter 0                      |                       |
| 13            | TC1                 | Timer/Counter 1                      |                       |
| 14            | TC2                 | Timer/Counter 2                      |                       |
| 15            | CAN                 | CAN Controller                       |                       |
| 16            | EMAC                | Ethernet MAC                         |                       |
| 17            | ADC <sup>(1)</sup>  | Analog-to Digital Converter          |                       |
| 18            | AES                 | Advanced Encryption Standard 128-bit |                       |
| 19            | TDES                | Triple Data Encryption Standard      |                       |
| 20-29         | Reserved            |                                      |                       |
| 30            | AIC                 | Advanced Interrupt Controller        | IRQ0                  |
| 31            | AIC                 | Advanced Interrupt Controller        | IRQ1                  |

#### Table 10-1. Peripheral Identifiers

Note: 1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The System Controller and ADC are continuously clocked.

### 10.3 Peripheral Multiplexing on PIO Lines

The AT91SAM7XC512/256/128 features two PIO controllers, PIOA and PIOB, that multiplex the I/O lines of the peripheral set.

Each PIO Controller controls 31 lines. Each line can be assigned to one of two peripheral functions, A or B. Some of them can also be multiplexed with the analog inputs of the ADC Controller.

Table 10-2 on page 34 and Table 10-3 on page 35 defines how the I/O lines of the peripherals A, B or the analog inputs are multiplexed on the PIO Controller A and PIO Controller B. The two columns "Function" and "Comments" have been inserted for the user's own comments; they may be used to track how pins are defined in an application.

Note that some peripheral functions that are output only, may be duplicated in the table.

At reset, all I/O lines are automatically configured as input with the programmable pull-up enabled, so that the device is maintained in a static state as soon as a reset is detected.



# AT91SAM7XC512/256/128

### 10.8 Two-wire Interface

- Master Mode only
- Compatibility with I<sup>2</sup>C compatible devices (refer to the TWI section of the datasheet)
- One, two or three bytes internal address registers for easy Serial Memory access
- 7-bit or 10-bit slave addressing
- Sequential read/write operations

## 10.9 USART

- Programmable Baud Rate Generator
- 5- to 9-bit full-duplex synchronous or asynchronous serial communications
  - 1, 1.5 or 2 stop bits in Asynchronous Mode
  - 1 or 2 stop bits in Synchronous Mode
  - Parity generation and error detection
  - Framing error detection, overrun error detection
  - MSB or LSB first
  - Optional break generation and detection
  - By 8 or by 16 over-sampling receiver frequency
  - Hardware handshaking RTS CTS
  - Modem Signals Management DTR-DSR-DCD-RI on USART1
  - Receiver time-out and transmitter timeguard
  - Multi-drop Mode with address generation and detection
- RS485 with driver control signal
- ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
  - NACK handling, error counter with repetition and iteration limit
- IrDA modulation and demodulation
  - Communication at up to 115.2 Kbps
- Test Modes
  - Remote Loopback, Local Loopback, Automatic Echo

## 10.10 Serial Synchronous Controller

- Provides serial synchronous communication links used in audio and telecom applications
- · Contains an independent receiver and transmitter and a common clock divider
- Offers a configurable frame sync and data length
- Receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal
- Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal





- Counter (CTR)

- 8-, 16-, 32-, 64- and 128-bit Data Sizes Possible in CFB Mode
- Last Output Data Mode allowing Message Authentication Code (MAC) generation
- Hardware Countermeasures against Differential Power Analysis attacks
- Connection to PDC Channel Capabilities Optimizes Data Transfers for all Operating Modes:
  - One Channel for the Receiver, One Channel for the Transmitter
  - Next Buffer Support

## 10.16 Triple Data Encryption Standard

- Single Data Encryption Standard (DES) and Triple Data Encryption
- Algorithm (TDEA or TDES) supports
- Compliant with FIPS Publication 46-3, Data Encryption Standard (DES)
- 64-bit Cryptographic Key
- Two-key or Three-key Algorithms
- 18-clock Cycles Encryption/Decryption Processing Time for DES
- 50-clock Cycles Encryption/Decryption Processing Time for TDES
- Support the Four Standard Modes of Operation specified in the FIPS Publication 81, DES
- Modes of Operation:
  - Electronic Codebook (ECB)
  - Cipher Block Chaining (CBC)
  - Cipher Feedback (CFB)
  - Output Feedback (OFB)
- 8-, 16-, 32- and 64- Data Sizes Possible in CFB Mode
- Last Output Data Mode allowing Optimized Message (Data) Authentication Code (MAC) generation
- Connection to PDC Channel Capabilities Optimizes Data Transfers for all Operating Modes:
  - One Channel for the Receiver, One Channel for the Transmitter
  - Next Buffer Support

## 10.17 Analog-to-Digital Converter

- 8-channel ADC
- 10-bit 384 Ksamples/sec. Successive Approximation Register ADC
- ±2 LSB Integral Non Linearity, ±1 LSB Differential Non Linearity
- Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
- External voltage reference for better accuracy on low voltage inputs
- Individual enable and disable of each channel
- Multiple trigger sources
  - Hardware or software trigger
  - External trigger pin
  - Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
- Sleep Mode and conversion sequencer

- Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels
- Four of eight analog inputs shared with digital signals





# 11. Package Drawings



## Figure 11-1. LQFP Package Drawing

## 12. AT91SAM7XC512/256/128 Ordering Information

| MLR A Ordering Code                  | MLR B Ordering Code | Package               | Package Type | Temperature<br>Operating Range  |
|--------------------------------------|---------------------|-----------------------|--------------|---------------------------------|
| AT91SAM7XC512-AU<br>AT91SAM7XC512-CU | _                   | LQFP 100<br>TFBGA 100 | Green        | Industrial<br>(-40· C to 85· C) |
| AT91SAM7XC256-AU                     | AT91SAM7XC256B-AU   | LQFP 100              | Green        | Industrial                      |
| AT91SAM7XC256-CU                     | AT91SAM7XC256B-CU   | TFBGA 100             |              | (-40⊂C to 85⊂C)                 |
| AT91SAM7XC128-AU                     | AT91SAM7XC128B-AU   | LQFP 100              | Green        | Industrial                      |
| AT91SAM7XC128-CU                     | AT91SAM7XC128B-CU   | TFBGA 100             |              | (-40· C to 85· C)               |

 Table 12-1.
 Ordering Information

## **13. Export Regulations Statement**

These commodities, technology or software will be exported from France and the applicable Export Administration Regulations will apply. French, United States and other relevant laws, regulations and requirements regarding the export of products may restrict sale, export and reexport of these products; please assure you conduct your activities in accordance with the applicable relevant export regulations.

