

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SCI, SPI |
| Peripherals | LVD, PWM, WDT |
| Number of I/O | 26 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 10x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe8cfm |

| Part Number | Package Description | Original (gold wire) package document number | Current (copper wire) package document number |
|---------------|---------------------|---|--|
| MC68HC908JW32 | 48 QFN | 98ARH99048A | 98ASA00466D |
| MC9S08AC16 | | | |
| MC9S908AC60 | | | |
| MC9S08AC128 | | | |
| MC9S08AW60 | | | |
| MC9S08GB60A | | | |
| MC9S08GT16A | | | |
| MC9S08JM16 | | | |
| MC9S08JM60 | | | |
| MC9S08LL16 | | | |
| MC9S08QE128 | | | |
| MC9S08QE32 | | | |
| MC9S08RG60 | | | |
| MCF51CN128 | | | |
| MC9RS08LA8 | 48 QFN | 98ARL10606D | 98ASA00466D |
| MC9S08GT16A | 32 QFN | 98ARH99035A | 98ASA00473D |
| MC9S908QE32 | 32 QFN | 98ARE10566D | 98ASA00473D |
| MC9S908QE8 | 32 QFN | 98ASA00071D | 98ASA00736D |
| MC9S08JS16 | 24 QFN | 98ARL10608D | 98ASA00734D |
| MC9S08QB8 | | | |
| MC9S08QG8 | 24 QFN | 98ARL10605D | 98ASA00474D |
| MC9S08SH8 | 24 QFN | 98ARE10714D | 98ASA00474D |
| MC9RS08KB12 | 24 QFN | 98ASA00087D | 98ASA00602D |
| MC9S08QG8 | 16 QFN | 98ARE10614D | 98ASA00671D |
| MC9RS08KB12 | 8 DFN | 98ARL10557D | 98ASA00672D |
| MC9S08QG8 | | | |
| MC9RS08KA2 | 6 DFN | 98ARL10602D | 98ASA00735D |


MC9S08QE8 Series

Covers: MC9S08QE8 and MC9S08QE4

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of –40 °C to 85 °C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Flash read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 µs typical wake-up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) — Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage warning with interrupt
 - Low-voltage detection with reset or interrupt
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)

MC9S08QE8



32-Pin QFN
Case 2078-01




32-Pin LQFP
Case 873A




28-Pin SOIC
751F-05



20-Pin SOIC
751D-07



16-Pin PDIP
648



16-Pin TSSOP
948F

- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes; eight deep FIFO for storing change-of-flow addresses and event-only data; debug module supports both tag and force breakpoints
- Peripherals
 - **ADC** — 10-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
 - **ACMPx** — Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - **SCI** — Full-duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake-up on active edge
 - **SPI** — Full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
 - **IIC** — Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supporting broadcast mode and 10-bit addressing
 - **TPMx** — Two 3-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
 - **RTC** — (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wakeup without external components; runs in all MCU modes
- Input/Output
 - 26 GPIOs, one output-only pin and one input-only pin
 - Eight KBI interrupts with selectable polarity
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins.
- Package Options
 - 32-pin LQFP, 32-pin QFN, 28-pin SOIC, 20-pin SOIC, 16-pin PDIP, 16-pin TSSOP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

Table of Contents

| | | | | | |
|-----|--|----|--------|--------------------------------------|----|
| 1 | MCU Block Diagram | 3 | 3.10 | AC Characteristics | 20 |
| 2 | Pin Assignments | 4 | 3.10.1 | Control Timing | 20 |
| 3 | Electrical Characteristics | 7 | 3.10.2 | TPM Module Timing | 21 |
| 3.1 | Introduction | 7 | 3.10.3 | SPI Timing | 22 |
| 3.2 | Parameter Classification | 7 | 3.11 | Analog Comparator (ACMP) Electricals | 24 |
| 3.3 | Absolute Maximum Ratings | 8 | 3.12 | ADC Characteristics | 25 |
| 3.4 | Thermal Characteristics | 8 | 3.13 | Flash Specifications | 29 |
| 3.5 | ESD Protection and Latch-Up Immunity | 10 | 3.14 | EMC Performance | 29 |
| 3.6 | DC Characteristics | 11 | 3.14.1 | Conducted Transient Susceptibility | 30 |
| 3.7 | Supply Current Characteristics | 14 | 4 | Ordering Information | 30 |
| 3.8 | External Oscillator (XOSC_VLP) Characteristics | 17 | 5 | Package Information | 31 |
| 3.9 | Internal Clock Source (ICS) Characteristics | 18 | 5.1 | Mechanical Drawings | 31 |

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.

| Rev | Date | Description of Changes |
|-----|----------------|---|
| 2 | Nov 7 2007 | Initial preliminary product preview release. |
| 3 | Jan 22 2008 | Initial public release. |
| 4 | March 13 2008 | Added Figure 11 . |
| 5 | October 8 2008 | Updated the Stop2 and Stop3 mode supply current in the Table 8 . Replaced the stop mode adders section from Table 8 with an individual Table 9 with new specifications. Added a footnote to the Min. of the supply voltage in Table 7 . Changed the typical value of I_{I_n} and I_{O_z} to — (no typical value) in Table 7 . Added t_{VRR} to Table 12 . Updated “How to reach us” information. |
| 6 | Nov. 4 2008 | Updated the operating voltage in Table 7 . |
| 7 | April 29 2009 | Changed V_{DDAD} to V_{DDA} , I_{DDAD} to I_{DDA} , and V_{SSAD} to V_{SSA} . In Table 7 , added I_{OZTOT} . In Table 11 , updated the DCO output frequency range-trimmed, and changed some symbols. Updated typicals and Max. for t_{IRST} . Updated Table 17 . |
| 8 | April 12, 2011 | Added 32-pin QFN package. |

Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>

Reference Manual (MC9S08QE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08QE8 Series Data Sheet, Rev. 8

1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of MC9S08QE8 series MCU.




Figure 1. MC9S08QE8 Series Block Diagram




Figure 5. MC9S08QE8 Series in 16-pin PDIP and TSSOP Packages

Table 1. Pin Availability by Package Pin-Count

| Pin Number | | | | <-- Lowest Priority --> Highest | | | | |
|------------|----|----|----|---------------------------------|----------------------|------------------|-------------------|-------------------------------------|
| 32 | 28 | 20 | 16 | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 1 | — | — | — | PTD1 | | | | |
| 2 | — | — | — | PTD0 | | | | |
| 3 | 5 | 3 | 3 | | | | | V _{DD} |
| 4 | 6 | — | — | | | | | V _{DDA} /V _{REFH} |
| 5 | 7 | — | — | | | | | V _{SSA} /V _{REFL} |
| 6 | 8 | 4 | 4 | | | | | V _{SS} |
| 7 | 9 | 5 | 5 | PTB7 | SCL ¹ | | | EXTAL |
| 8 | 10 | 6 | 6 | PTB6 | SDA ¹ | | | XTAL |
| 9 | 11 | 7 | 7 | PTB5 | TPM1CH1 | SS | | |
| 10 | 12 | 8 | 8 | PTB4 | TPM2CH1 | MISO | | |
| 11 | 13 | 9 | — | PTC3 | | | | |
| 12 | 14 | 10 | — | PTC2 | | | | |
| 13 | 15 | 11 | — | PTC1 | TPM2CH2 ² | | | |
| 14 | 16 | 12 | — | PTC0 | TPM1CH2 ³ | | | |
| 15 | 17 | 13 | 9 | PTB3 | KBIP7 | MOSI | ADP7 | |
| 16 | 18 | 14 | 10 | PTB2 | KBIP6 | SPSCK | ADP6 | |
| 17 | 19 | 15 | 11 | PTB1 | KBIP5 | TxD | ADP5 | |
| 18 | 20 | 16 | 12 | PTB0 | KBIP4 | RxD | ADP4 | |
| 19 | 21 | — | — | PTA7 | TPM2CH2 ² | | ADP9 | |
| 20 | 22 | — | — | PTA6 | TPM1CH2 ³ | | ADP8 | |
| 21 | — | — | — | PTD3 | | | | |
| 22 | — | — | — | PTD2 | | | | |
| 23 | 23 | 17 | 13 | PTA3 | KBIP3 | SCL ¹ | ADP3 | |
| 24 | 24 | 18 | 14 | PTA2 | KBIP2 | SDA ¹ | ADP2 | |
| 25 | 25 | 19 | 15 | PTA1 | KBIP1 | TPM2CH0 | ADP1 ⁴ | ACMP1- ⁴ |

Table 1. Pin Availability by Package Pin-Count (continued)

| Pin Number | | | | <-- Lowest Priority --> Highest | | | | |
|------------|----|----|----|---------------------------------|--------|---------|-------------------|---------------------|
| 32 | 28 | 20 | 16 | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 26 | 26 | 20 | 16 | PTA0 | KBIP0 | TPM1CH0 | ADP0 ⁴ | ACMP1+ ⁴ |
| 27 | 27 | — | — | PTC7 | | | | ACMP2– |
| 28 | 28 | — | — | PTC6 | | | | ACMP2+ |
| 29 | 1 | — | — | PTC5 | | | | ACMP2O |
| 30 | 2 | — | — | PTC4 | | | | |
| 31 | 3 | 1 | 1 | PTA5 | IRQ | TCLK | RESET | |
| 32 | 4 | 2 | 2 | PTA4 | ACMP1O | BKGD | MS | |

¹ IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2, default reset locations are PTA3 and PTA2.

² TPM2CH2 pin can be repositioned using TPM2CH2PS in SOPT2, default reset location is PTA7.

³ TPM1CH2 pin can be repositioned using TPM1CH2PS in SOPT2, default reset location is PTA6.

⁴ If ADC and ACMP1 are enabled, both modules will have access to the pin.

3 Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

| | |
|----------|--|
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Table 3. Absolute Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|-----------|------------------------|------|
| Supply voltage | V_{DD} | -0.3 to 3.8 | V |
| Maximum current into V_{DD} | I_{DD} | 120 | mA |
| Digital input voltage | V_{In} | -0.3 to $V_{DD} + 0.3$ | V |
| Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | I_D | ±25 | mA |
| Storage temperature range | T_{stg} | -55 to 150 | °C |

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD} .

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics

| Num | C | Characteristic | | Symbol | Condition | Min. | Typical ¹ | Max. | Unit |
|-----|---|--|--|--------------------------------------|--|-------------------------|----------------------|------------------------|------|
| 1 | | Operating voltage <div>V_{DD} rising V_{DD} falling</div> | | | | 2.0 ² 1.8 | | 3.6 | V |
| 2 | C | Output high voltage | All I/O pins, low-drive strength | V _{OH} | V _{DD} > 1.8 V, I _{Load} = −2 mA | V _{DD} − 0.5 | — | — | V |
| | P | | All I/O pins, high-drive strength | | V _{DD} > 2.7 V, I _{Load} = −10 mA | V _{DD} − 0.5 | — | — | |
| | C | | | | V _{DD} > 1.8V, I _{Load} = −2 mA | V _{DD} − 0.5 | — | — | |
| 3 | D | Output high current | Max total I _{OH} for all ports | I _{OHT} | — | — | — | 100 | mA |
| 4 | C | Output low voltage | All I/O pins, low-drive strength | V _{OL} | V _{DD} > 1.8 V, I _{Load} = 0.6 mA | — | — | 0.5 | V |
| | P | | All I/O pins, high-drive strength | | V _{DD} > 2.7 V, I _{Load} = 10 mA | — | — | 0.5 | |
| | C | | | | V _{DD} > 1.8 V, I _{Load} = 3 mA | — | — | 0.5 | |
| 5 | D | Output low current | Max total I _{OL} for all ports | I _{OLT} | — | — | — | 100 | mA |
| 6 | P | Input high voltage | All digital inputs | V _{IH} | V _{DD} > 2.7 V | 0.70 × V _{DD} | — | — | V |
| | C | | | | V _{DD} > 1.8 V | 0.85 × V _{DD} | — | — | |
| 7 | P | Input low voltage | All digital inputs | V _{IL} | V _{DD} > 2.7 V | — | — | 0.35 × V _{DD} | |
| | C | | | | V _{DD} > 1.8 V | — | — | 0.30 × V _{DD} | |
| 8 | C | Input hysteresis | All digital inputs | V _{hys} | — | 0.06 x V _{DD} | — | — | mV |
| 9 | P | Input leakage current | All input only pins (per pin) | I _{In} | V _{In} = V _{DD} or V _{SS} | — | — | 1 | μA |
| 10 | P | Hi-Z (off-state) leakage current | All input/output (per pin) | I _{OZ} | V _{In} = V _{DD} or V _{SS} | — | — | 1 | μA |
| 11 | P | Total leakage combined for all inputs and Hi-Z pins | All input only and I/O | I _{OZTOT} | V _{In} = V _{DD} or V _{SS} | — | — | 2 | μA |
| 12a | P | Pullup, pulldown resistors | All digital inputs, when enabled (all I/O pins other than PTA5/IRQ/TCLK/RESET) | R _{PU} , R _{PD} | — | 17.5 | — | 52.5 | kΩ |




Figure 6. Pullup and Pulldown Typical Resistor Values ($V_{DD} = 3.0$ V)




Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive ($PTxDSn = 0$)




Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive ($PTxDSn = 1$)

Electrical Characteristics




Figure 11. Typical Run I_{DD} for FBE and FEI, I_{DD} vs. V_{DD}
(ADC off, All Other Modules Enabled)




Figure 12. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain





Figure 13. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

| Num | C | Characteristic | Symbol | Min. | Typical ¹ | Max. | Unit |
|-----|---|--|---------------------------------|-------|----------------------|-----------|--------------------|
| 1 | P | Average internal reference frequency — factory trimmed at $V_{DD} = 3.6\text{ V}$ and temperature = 25°C | $f_{\text{int_t}}$ | — | 32.768 | — | kHz |
| 2 | P | Internal reference frequency — user trimmed | $f_{\text{int_ut}}$ | 31.25 | — | 39.06 | kHz |
| 3 | T | Internal reference start-up time | t_{IRST} | — | 5 | 10 | μs |
| 4 | P | DCO output frequency range — trimmed ² Low range (DRS = 00) | $f_{\text{dco_t}}$ | 16 | — | 20 | MHz |
| 5 | P | DCO output frequency ² Reference = 32768 Hz and DMX32 = 1 | $f_{\text{dco_DMX32}}$ | — | 19.92 | — | MHz |
| 6 | C | Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM) | $\Delta f_{\text{dco_res_t}}$ | — | ± 0.1 | ± 0.2 | $\%f_{\text{dco}}$ |


Figure 16. $\overline{\text{IRQ}}/\text{KBIPx}$ Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 13. TPM Input Timing

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|---------------------------|-------------------|-----|--------------------|------------------|
| 1 | D | External clock frequency | f_{TCLK} | 0 | $f_{\text{Bus}}/4$ | Hz |
| 2 | D | External clock period | t_{TCLK} | 4 | — | t_{cyc} |
| 3 | D | External clock high time | t_{clkh} | 1.5 | — | t_{cyc} |
| 4 | D | External clock low time | t_{clkl} | 1.5 | — | t_{cyc} |
| 5 | D | Input capture pulse width | t_{ICPW} | 1.5 | — | t_{cyc} |




Figure 17. Timer External Clock






Figure 18. Timer Input Capture Pulse



NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 19. SPI Master Timing (CPHA = 0)



NOTES:


1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 20. SPI Master Timing (CPHA = 1)



NOTE:
1. Not defined but normally MSB of character just received

Figure 21. SPI Slave Timing (CPHA = 0)



NOTE:
1. Not defined but normally LSB of character just received

Figure 22. SPI Slave Timing (CPHA = 1)

3.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

| C | Characteristic | Symbol | Min | Typical | Max | Unit |
|---|-------------------------|------------|-----|---------|-----|---------|
| D | Supply voltage | V_{DD} | 1.8 | — | 3.6 | V |
| P | Supply current (active) | I_{DDAC} | — | 20 | 35 | μA |

Table 17. ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| C | Characteristic | Conditions | Symbol | Min | Typ ¹ | Max | Unit | Comment |
|---|----------------------------|--------------------------|------------------|-----------------------|------------------|------|------------------|---|
| D | Input leakage error | 12-bit mode | E _{IL} | — | ±2 | — | LSB ² | Pad leakage ⁴ * R _{AS} |
| | | 10-bit mode | | — | ±0.2 | ±4 | | |
| | | 8-bit mode | | — | ±0.1 | ±1.2 | | |
| Characteristics for devices with shared supply (16- and 20-pin packages only) | | | | | | | | |
| T | Total unadjusted error | 12-bit mode | E _{TUE} | Not recommended usage | | | LSB ² | Includes quantization |
| P | | 10-bit mode | | — | ±1.5 | ±3.5 | | |
| P | | 8-bit mode | | — | ±0.7 | ±1.5 | | |
| T | Differential non-linearity | 12-bit mode | DNL | Not recommended usage | | | LSB ² | |
| P | | 10-bit mode ³ | | — | ±0.5 | ±1.0 | | |
| P | | 8-bit mode ³ | | — | ±0.3 | ±0.5 | | |
| T | Integral non-linearity | 12-bit mode | INL | Not recommended usage | | | LSB ² | |
| T | | 10-bit mode | | — | ±0.5 | ±1.0 | | |
| T | | 8-bit mode | | — | ±0.3 | ±0.5 | | |
| T | Zero-scale error | 12-bit mode | E _{ZS} | Not recommended usage | | | LSB ² | V _{ADIN} = V _{SSA} |
| P | | 10-bit mode | | — | ±1.5 | ±2.1 | | |
| P | | 8-bit mode | | — | ±0.5 | ±0.7 | | |
| T | Full-scale error | 12-bit mode | E _{FS} | Not recommended usage | | | LSB ² | V _{ADIN} = V _{DDA} |
| P | | 10-bit mode | | — | ±1 | ±1.5 | | |
| P | | 8-bit mode | | — | ±0.5 | ±0.5 | | |
| D | Quantization error | 12-bit mode | E _Q | Not recommended usage | | | LSB ² | |
| | | 10-bit mode | | — | — | ±0.5 | | |
| | | 8-bit mode | | — | — | ±0.5 | | |
| D | Input leakage error | 12-bit mode | E _{IL} | Not recommended usage | | | LSB ² | Pad leakage ⁴ * R _{AS} |
| | | 10-bit mode | | — | ±0.2 | ±4 | | |
| | | 8-bit mode | | — | ±0.1 | ±1.2 | | |

¹ Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

³ Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.

3.14.1 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below Table 19.

Table 19. Conducted Susceptibility, EFT/B

| Parameter | Symbol | Conditions | f _{osc} /f _{BUS} | Result | Amplitude ¹ (Min) | Unit |
|---|---------------------|--|------------------------------------|--------|---------------------------------|------|
| Conducted susceptibility, electrical fast transient/burst (EFT/B) | V _{CS_EFT} | V _{DD} = 3.3 V T _A = 25 °C package type 32-pin LQFP | 8 MHz crystal 8 MHz bus | A | 2.3 | kV |
| | | | | B | 4.0 | |
| | | | | C | >4.0 | |
| | | | | D | >4.0 | |

¹ Data based on qualification test results. Not tested in production.

The susceptibility performance classification is described in Table 20.

Table 20. Susceptibility Performance Classification

| Result | Performance Criteria | |
|--------|-------------------------|---|
| A | No failure | The MCU performs as designed during and after exposure. |
| B | Self-recovering failure | The MCU does not perform as designed during exposure. The MCU returns automatically to normal operation after exposure is removed. |
| C | Soft failure | The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the $\overline{\text{RESET}}$ pin is asserted. |
| D | Hard failure | The MCU does not perform as designed during exposure. The MCU does not return to normal operation until exposure is removed and the power to the MCU is cycled. |
| E | Damage | The MCU does not perform as designed during and after exposure. The MCU cannot be returned to proper operation due to physical damage or other permanent performance degradation. |

4 Ordering Information

This section contains ordering information for the device numbering system.


Example of the device numbering system:



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
- 3. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F–01 THRU –04 OBSOLETE. NEW STANDARD: 751F–05
- 5. THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | | | | | |
|---|--|--------------------------|--|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | | MECHANICAL OUTLINE | | PRINT VERSION NOT TO SCALE | |
| TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE | | DOCUMENT NO: 98ASB42345B | | REV: G | |
| | | CASE NUMBER: 751F-05 | | 10 MAR 2005 | |
| | | STANDARD: MS-013AE | | | |



| | | | |
|---|---------------------------|----------------------------|-------------|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE | |
| TITLE: 20LD SOIC W/B, 1.27 PITCH CASE-OUTLINE | DOCUMENT NO: 98ASB42343B | | REV: J |
| | CASE NUMBER: 751D-07 | | 23 MAR 2005 |
| | STANDARD: JEDEC MS-013AC | | |



STYLE 1:

- PIN 1. CATHODE
- 2. CATHODE
- 3. CATHODE
- 4. CATHODE
- 5. CATHODE
- 6. CATHODE
- 7. CATHODE
- 8. CATHODE
- 9. ANODE
- 10. ANODE
- 11. ANODE
- 12. ANODE
- 13. ANODE
- 14. ANODE
- 15. ANODE
- 16. ANODE

STYLE 2:

- PIN 1. COMMON DRAIN
- 2. COMMON DRAIN
- 3. COMMON DRAIN
- 4. COMMON DRAIN
- 5. COMMON DRAIN
- 6. COMMON DRAIN
- 7. COMMON DRAIN
- 8. COMMON DRAIN
- 9. GATE
- 10. SOURCE
- 11. GATE
- 12. SOURCE
- 13. GATE
- 14. SOURCE
- 15. GATE
- 16. SOURCE

| | | | | |
|---|--|--------------------------|----------------------------|-------------|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE | |
| TITLE: 16 LD PDIP | | DOCUMENT NO: 98ASB42431B | | REV: T |
| | | CASE NUMBER: 648-08 | | 19 MAY 2005 |
| | | STANDARD: NON-JEDEC | | |

