



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	26
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe8clc



## 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of MC9S08QE8 series MCU.



- pins not available on 16-pin or 20-pin packages
- pins not available on 16-pin, 20-pin or 28-pin packages

Notes: When PTA5 is configured as RESET, pin becomes bi-directional with output being open-drain drive containing an internal pullup device. When PTA4 is configured as BKGD, pin becomes bi-directional.

For the 16-pin and 20-pin packages, V<sub>SSA</sub>/V<sub>REFL</sub> and V<sub>DDA</sub>/V<sub>REFH</sub> are double bonded to V<sub>SS</sub> and V<sub>DD</sub> respectively.

Figure 1. MC9S08QE8 Series Block Diagram




4

**Pin Assignments** 

# 2 Pin Assignments

This section shows the pin assignments for the MC9S08QE8 series devices.



Pins shown in bold type are lost in the next lower pin count package.

Figure 2. MC9S08QE8 Series in 32-Pin LQFP/QFN Package



### **Pin Assignments**




Figure 5. MC9S08QE8 Series in 16-pin PDIP and TSSOP Packages

Table 1. Pin Availability by Package Pin-Count

	Pin N	umber			< Lowest	Priority	> Highest	
32	28	20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1		_	_	PTD1				
2		_	_	PTD0				
3	5	3	3					$V_{DD}$
4	6	_	_					V <sub>DDA</sub> /V <sub>REFH</sub>
5	7	_	_					V <sub>SSA</sub> /V <sub>REFL</sub>
6	8	4	4					V <sub>SS</sub>
7	9	5	5	PTB7	SCL <sup>1</sup>			EXTAL
8	10	6	6	PTB6	SDA <sup>1</sup>			XTAL
9	11	7	7	PTB5	TPM1CH1	SS		
10	12	8	8	PTB4	TPM2CH1	MISO		
11	13	9	_	PTC3				
12	14	10	_	PTC2				
13	15	11	_	PTC1	TPM2CH2 <sup>2</sup>			
14	16	12	_	PTC0	TPM1CH2 <sup>3</sup>			
15	17	13	9	PTB3	KBIP7	MOSI	ADP7	
16	18	14	10	PTB2	KBIP6	SPSCK	ADP6	
17	19	15	11	PTB1	KBIP5	TxD	ADP5	
18	20	16	12	PTB0	KBIP4	RxD	ADP4	
19	21	_	_	PTA7	TPM2CH2 <sup>2</sup>		ADP9	
20	22	_	_	PTA6	TPM1CH2 <sup>3</sup>		ADP8	
21		_	_	PTD3				
22	_	_	_	PTD2				
23	23	17	13	PTA3	KBIP3	SCL <sup>1</sup>	ADP3	
24	24	18	14	PTA2	KBIP2	SDA <sup>1</sup>	ADP2	
25	25	19	15	PTA1	KBIP1	TPM2CH0	ADP1 <sup>4</sup>	ACMP1-4

MC9S08QE8 Series Data Sheet, Rev. 8



Pin Number			•		< Lowest	Priority	> Highest	
32	28	20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
26	26	20	16	PTA0	KBIP0	TPM1CH0	ADP0 <sup>4</sup>	ACMP1+4
27	27	_	_	PTC7				ACMP2-
28	28	_	_	PTC6				ACMP2+
29	1	_	_	PTC5				ACMP2O
30	2	_	_	PTC4				
31	3	1	1	PTA5	IRQ	TCLK	RESET	
32	4	2	2	PTA4	ACMP10	BKGD	MS	

Table 1. Pin Availability by Package Pin-Count (continued)

### 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE8 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

MC9S08QE8 Series Data Sheet, Rev. 8

<sup>&</sup>lt;sup>1</sup> IIC pins, SCL and SDA can be repositioned using IICPS in SOPT2, default reset locations are PTA3 and PTA2.

<sup>&</sup>lt;sup>2</sup> TPM2CH2 pin can be repositioned using TPM2CH2PS in SOPT2, default reset location is PTA7

<sup>&</sup>lt;sup>3</sup> TPM1CH2 pin can be repositioned using TPM1CH2PS in SOPT2, default reset location is PTA6.

<sup>&</sup>lt;sup>4</sup> If ADC and ACMP1 are enabled, both modules will have access to the pin.



where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K, the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T<sub>A</sub>.

#### **ESD Protection and Latch-Up Immunity** 3.5

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
-	Number of pulses per pin	_	3	_
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	_
Latch-up	Minimum input voltage limit	_	-2.5	V
Latch-up	Maximum input voltage limit	_	7.5	V

Table 5. ESD and Latch-up Test Conditions


Table 6. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	±2000	_	V
2	Machine model (MM)	$V_{MM}$	±200	_	V
3	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	V
4	Latch-up current at T <sub>A</sub> = 85 °C	I <sub>LAT</sub>	±100		mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

MC9S08QE8 Series Data Sheet, Rev. 8 10 Freescale Semiconductor









Figure 6. Pullup and Pulldown Typical Resistor Values ( $V_{DD} = 3.0 \text{ V}$ )







Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)






Figure 12. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 13. Typical Crystal or Resonator Circuit: Low Range/Low Power

## 3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic		Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	Р	Average internal reference frequency — factory trimmed at $V_{DD}$ = 3.6 V and temperature = 25 $^{\circ}$ C		f <sub>int_t</sub>	_	32.768	_	kHz
2	Р	Internal reference frequency — user trimmed		f <sub>int_ut</sub>	31.25	_	39.06	kHz
3	Т	Internal reference start-up time		t <sub>IRST</sub>	_	5	10	μS
4	Р	DCO output frequency range — Low range trimmed <sup>2</sup> (DRS = 00		f <sub>dco_t</sub>	16	_	20	MHz
5	Р	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 = 1		f <sub>dco_DMX32</sub>	_	19.92	_	MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>

19



Table 44	ICC Ereauenes	Chacifications	/Tamparatura [	Dange - 40 to	OFOC Ambiant	(continued)
Table 11.	ICS Frequency	Specifications	Tiemberature i	Range = <b>-</b> 40 to	oo"C Ambienti	(continuea)

Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
7	С	esolution of trimmed DCO output frequency at fixed ltage and temperature (not using FTRIM) $\Delta f_{dco\_res\_t} \qquad - \qquad \pm 0.2 \qquad \pm$		± 0.4	%f <sub>dco</sub>		
8	С	Total deviation of DCO output from trimmed frequency <sup>3</sup> Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C	Ill voltage and temperature range $\Delta f_{dco\_t}$		-1.0 to 0.5 ±0.5	± 2 ± 1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>4</sup>	t <sub>Acquire</sub>	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>5</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>litter</sub> percentage for a given interval.




Figure 14. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

This parameter is characterized and not tested on each device.

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



### 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.


## 3.10.1 Control Timing

**Table 12. Control Timing** 

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	dc	_	10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μS
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μS
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
9	С	Port rise and fall time —  Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)		_	16 23	_	ns
3		Port rise and fall time —  High output drive (PTxDS = 1) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	=	5 9	_	ns
10	С	Voltage regulator recovery time	t <sub>VRR</sub>	_	4	_	μS

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 3.0 \text{ V}$ , 25 °C unless otherwise stated.

 $<sup>^{5}</sup>$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range  $-40^{\circ}$ C to 85°C.



MC9S08QE8 Series Data Sheet, Rev. 8

 $<sup>^{2}\,</sup>$  This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

 $<sup>^3</sup>$  To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

<sup>&</sup>lt;sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.






Figure 16. IRQ/KBIPx Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No. С **Function Symbol** Min Max Unit 1 D External clock frequency 0 f<sub>Bus</sub>/4 Hz f<sub>TCLK</sub> 2 D External clock period 4 t<sub>TCLK</sub>  $t_{\rm cyc}$ 3 D External clock high time 1.5 t<sub>clkh</sub> t<sub>cyc</sub> 4 D External clock low time 1.5 t<sub>clkl</sub> t<sub>cyc</sub> 5 D Input capture pulse width 1.5 t<sub>ICPW</sub> t<sub>cyc</sub>

**Table 13. TPM Input Timing** 




Figure 17. Timer External Clock






Figure 18. Timer Input Capture Pulse





1. Not defined but normally MSB of character just received

Figure 21. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 22. SPI Slave Timing (CPHA = 1)

# 3.11 Analog Comparator (ACMP) Electricals

**Table 15. Analog Comparator Electrical Specifications** 

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DD}$	1.8	_	3.6	V
Р	Supply current (active)	I <sub>DDAC</sub>	_	20	35	μΑ

MC9S08QE8 Series Data Sheet, Rev. 8



Table 17. ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

С	Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment	
	Conversion	Short sample (ADLSMP = 0)		_	20	_	ADCK	See QE8	
Р	time (including sample time)	Long sample (ADLSMP = 1)	t <sub>ADC</sub>		40	_	cycles	reference manual for	
_	0 1 "	Short sample (ADLSMP = 0)		_	3.5	_	ADCK	conversion time	
Р	Sample time	Long sample (ADLSMP = 1)	t <sub>ADS</sub>	_	23.5	_	cycles	variances	
0	Temp sensor	–40 °C− 25 °C			1.646	_			
D	slope	25 °C– 85 °C	m		1.769	_	mV/°C		
D	Temp sensor voltage	25 °C	V <sub>TEMP25</sub>	_	701.2	_	mV		
Ch	aracteristics for o	levices with dedicated analog su	upply (28- a	nd 32-p	oin packaç	ges only)			
Т		12-bit mode, 3.6> V <sub>DDA</sub> > 2.7		_	-1 to 3	-2.5 to 5.5			
Т	Total	12-bit mode, 2.7> V <sub>DDA</sub> > 1.8V	_	_	-1 to 3	-3.0 to 6.5	1.002	Includes quantization	
Р	unadjusted error	10-bit mode	E <sub>TUE</sub>		±1	±2.5	LSB <sup>2</sup>		
Р		8-bit mode		_	±0.5	±1.0			
Т	Differential non-linearity	12-bit mode		_	±1.0	-1.5 to 2.0			
Р		10-bit mode <sup>3</sup>	DNL	_	±0.5	±1.0	LSB <sup>2</sup>		
Р	•	8-bit mode <sup>3</sup>		_	±0.3	±0.5			
Т	Integral	12-bit mode			±1.5	–2.5 to 2.75			
Т	non-linearity	10-bit mode	INL	_	±0.5	±1.0	LSB <sup>2</sup>		
Т		8-bit mode		_	±0.3	±0.5			
Т		12-bit mode		_	±1.5	±2.5			
Р	Zero-scale error	10-bit mode	E <sub>ZS</sub>		±0.5	±1.5	LSB <sup>2</sup>	$V_{ADIN} = V_{SSA}$	
Р		8-bit mode		1	±0.5	±0.5		<b>G G A A</b>	
Т		12-bit mode			±1.0	-3.5 to 1.0			
Р	Full-scale error	10-bit mode	E <sub>FS</sub>		±0.5	±1	LSB <sup>2</sup>	$V_{ADIN} = V_{DDA}$	
Р		8-bit mode			±0.5	±0.5		DUA	
		12-bit mode			-1 to 0	_			
D	Quantization error	10-bit mode	EQ	-	_	±0.5	LSB <sup>2</sup>		
		8-bit mode		_	_	±0.5			



Table 17. ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

С	Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment
	Input leakage error	12-bit mode	E <sub>IL</sub>		±2	_	LSB <sup>2</sup>	Pad leakage <sup>4</sup> * R <sub>AS</sub>
D		10-bit mode		_	±0.2	±4		
		8-bit mode		_	±0.1	±1.2		
Cha	aracteristics for o	levices with shared supply (16-	and 20-pin <sub>l</sub>	oackage	es only)			
Т	Total	12-bit mode		Not recommended usage				
Р	unadjusted	10-bit mode	E <sub>TUE</sub>	_	±1.5	±3.5	LSB <sup>2</sup>	Includes quantization
Р	error	8-bit mode	1	_	±0.7	±1.5		
Т		12-bit mode		Not recommended usage				
Р	Differential non-linearity	10-bit mode <sup>3</sup>	DNL	_	±0.5	±1.0	LSB <sup>2</sup>	
Р	,	8-bit mode <sup>3</sup>		_	±0.3	±0.5		
Т		12-bit mode	INL	Not recommended usage				
Т	Integral non-linearity	10-bit mode		_	±0.5	±1.0	LSB <sup>2</sup>	
Т		8-bit mode		_	±0.3	±0.5		
Т	7000 00010	12-bit mode	E <sub>ZS</sub>	Not recommended usage				
Р		10-bit mode		_	±1.5	±2.1	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>
Р		8-bit mode		_	±0.5	±0.7		
Т		12-bit mode		Not recommended usage				
Р	Full-scale error	10-bit mode	E <sub>FS</sub>		±1	±1.5	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>DDA</sub>
Р		8-bit mode		_	±0.5	±0.5		
		12-bit mode		Not	recommer	ended usage		
D	Quantization error	10-bit mode	EQ		_	±0.5	LSB <sup>2</sup>	
		8-bit mode		_	_	±0.5		
	Input leakage error	12-bit mode	E <sub>IL</sub>	Not	recommer	nded usage		Pad leakage <sup>4</sup> * R <sub>AS</sub>
D		10-bit mode		_	±0.2	<u>±</u> 4	LSB <sup>2</sup>	
		8-bit mode		_	±0.1	±1.2		

Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

### MC9S08QE8 Series Data Sheet, Rev. 8

<sup>&</sup>lt;sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

<sup>&</sup>lt;sup>3</sup> Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes

<sup>&</sup>lt;sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

29



## 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

С Characteristic **Symbol** Unit Min **Typical** Max Supply voltage for program/erase D -40 °C to 85 °C V 3.6 1.8 V<sub>prog/erase</sub> V D Supply voltage for read operation  $V_{Read}$ 1.8 3.6 Internal FCLK frequency<sup>1</sup> D 150 200 kHz f<sub>FCLK</sub> D Internal FCLK period (1/FCLK) 6.67 μS t<sub>Fcvc</sub> Р Byte program time (random location)<sup>2</sup> 9 t<sub>Fcyc</sub> t<sub>prog</sub> Byte program time (burst mode)2 Ρ 4 t<sub>Burst</sub> t<sub>Fcyc</sub> Р Page erase time<sup>2</sup> 4000 t<sub>Page</sub>  $t_{Fcyc}$ Mass erase time<sup>2</sup> 20.000 t<sub>Mass</sub>  $t_{Fcyc}$ Byte program current<sup>3</sup> **RIDDBP** 4 mΑ Page erase current<sup>3</sup> 6 **RIDDPE** mΑ Program/erase endurance<sup>4</sup> С  $T_I$  to  $T_H = -40^{\circ}C$  to 85  $^{\circ}C$ 10.000 cycles T = 25 °C 100,000 С Data retention<sup>5</sup> 15 100 years t<sub>D ret</sub>

**Table 18. Flash Characteristics** 

### 3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

The frequency of this clock is controlled by a software setting.

<sup>&</sup>lt;sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>&</sup>lt;sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD} = 3.0 \text{ V}$ , bus frequency = 4.0 MHz.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.



#### **Ordering Information**

## 3.14.1 Conducted Transient Susceptibility

Microcontroller transient conducted susceptibility is measured in accordance with an internal Freescale test method. The measurement is performed with the microcontroller installed on a custom EMC evaluation board and running specialized EMC test software designed in compliance with the test method. The conducted susceptibility is determined by injecting the transient susceptibility signal on each pin of the microcontroller. The transient waveform and injection methodology is based on IEC 61000-4-4 (EFT/B). The transient voltage required to cause performance degradation on any pin in the tested configuration is greater than or equal to the reported levels unless otherwise indicated by footnotes below Table 19.

		-	•			
Parameter	Symbol	Conditions	f <sub>OSC</sub> /f <sub>BUS</sub>	Result	Amplitude <sup>1</sup> (Min)	Unit
				Α	2.3	
Conducted susceptibility, electrical	V <sub>CS_EFT</sub>	$V_{DD} = 3.3 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$ package type 32-pin LQFP	8 MHz crystal	В	4.0	kV
fast transient/burst (EFT/B)			8 MHz bus	C D	>4.0	
					>4.0	

Table 19. Conducted Susceptibility, EFT/B

The susceptibility performance classification is described in Table 20.

Result **Performance Criteria** Α No failure The MCU performs as designed during and after exposure. Self-recovering The MCU does not perform as designed during exposure. The MCU returns В failure automatically to normal operation after exposure is removed. The MCU does not perform as designed during exposure. The MCU does not return to С Soft failure normal operation until exposure is removed and the RESET pin is asserted. The MCU does not perform as designed during exposure. The MCU does not return to D Hard failure normal operation until exposure is removed and the power to the MCU is cycled. The MCU does not perform as designed during and after exposure. The MCU cannot Ε Damage be returned to proper operation due to physical damage or other permanent performance degradation.

**Table 20. Susceptibility Performance Classification** 


## 4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:

Data based on qualification test results. Not tested in production.





# 5 Package Information


**Table 21. Package Descriptions** 

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
32	Quad Flat No-Leads	QFN	FM	2078	98ASA00071D
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
20	Small Outline Integrated Circuit	SOIC	WJ	751D	98ASB42343B
16	Plastic Dual In-line Package	PDIP	PG	648	98ASB42431B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

## 5.1 Mechanical Drawings


The following pages are mechanical drawings for the packages described in Table 21.






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE: THERMALLY ENHANCED	DOCUMENT NO: 98ASA00071D REV: 0				
FLAT NON-LEADED PACKA	CASE NUMBER: 2078-01 14 APR 200				
32 TERMINAL, 0.4 PITCH (4	STANDARD: NON-JEDEC				







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO	REV: B			
16 LD TSSOP, PITCH 0.6	CASE NUMBER: 948F-01 19 MAY				
	STANDARD: JEDEC				









© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO	REV: B			
16 LD TSSOP, PITCH 0.	65MM	CASE NUMBER: 948F-01 19 MAY 20			
, , , , , , , , , , , , , , , , , , , ,	0.0111111	STANDARD: JE	DEC		

