



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	12
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	16-DIP (0.300", 7.62mm)
Supplier Device Package	16-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe8cpg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

Document Number: MC9S08QE8 Rev. 8, 4/2011

MC9S08QE8 Series

Covers: MC9S08QE8 and **MC9S08QE4**

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of -40 °C to 85 °C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Flash read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 µs typical wake-up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage warning with interrupt
 - Low-voltage detection with reset or interrupt
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)







16-Pin PDIP 648

16-Pin TSSOP 948F

- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes; eight deep FIFO for storing change-of-flow addresses and event-only data; debug module supports both tag and force breakpoints
- Peripherals
 - ADC 10-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
 - ACMPx Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - SCI Full-duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake-up on active edge
 - SPI Full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
 - IIC Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supporting broadcast mode and 10-bit addressing
 - **TPMx** Two 3-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
 - RTC (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wakeup without external components; runs in all MCU modes
- Input/Output
 - 26 GPIOs, one output-only pin and one input-only pin
 - Eight KBI interrupts with selectable polarity
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins.
- Package Options
 - 32-pin LQFP, 32-pin QFN, 28-pin SOIC, 20-pin SOIC, 16-pin PDIP, 16-pin TSSOP


This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2007-2011. All rights reserved.




Pin Assignments





Pins shown in bold type are lost in the next lower pin count package.





Pins shown in bold type are lost in the next lower pin count package.

Figure 4. MC9S08QE8 Series in 20-pin SOIC Package

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H 40 to 85	°C
Maximum junction temperature	T _{JM}	95	°C
Thermal resistance Single-layer board			
32-pin QFN		110	
32-pin LQFP		66	
28-pin SOIC		57	°C/W
20-pin SOIC	θ _{JA}	71	0/11
16-pin PDIP		64	
16-pin TSSOP		108	
Thermal resistance Four-layer board	· · · ·		·
32-pin QFN		42	
32-pin LQFP		47	
28-pin SOIC	ρ	42	°C/W
20-pin SOIC	θ _{JA}	52	0/11
16-pin PDIP		47	
16-pin TSSOP		78	

Table 4. Thermal Characteris

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $\begin{array}{l} T_A = Ambient \ temperature, \ ^C\\ \theta_{JA} = Package \ thermal \ resistance, \ junction-to-ambient, \ ^C/W\\ P_D = P_{int} + P_{I/O}\\ P_{int} = I_{DD} \times V_{DD}, \ Watts \ -- \ chip \ internal \ power\\ P_{I/O} = Power \ dissipation \ on \ input \ and \ output \ pins \ -- \ user \ determined \end{array}$

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273 \ ^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

K = P_D × (T_A + 273 °C) +
$$θ_{JA}$$
 × (P_D)² Eqn. 3

MC9S08QE8 Series Data Sheet, Rev. 8



Num	С		Characteristic	Symbol	Condition	Min.	Typical ¹	Max.	Unit
12b	С	Pullup, pulldown resistors	(PTA5/IRQ/TCLK/RESET)	R _{PU,} R _{PD} (Note ³)	_	17.5	_	52.5	kΩ
		DC injection	Single pin limit			-0.2	—	0.2	mA
13	С	current ^{4, 5,} 6	Total MCU limit, includes sum of all stressed pins	I _{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	—	5	mA
14	С	Input capacit	tance, all pins	C _{In}	—	_	—	8	pF
15	С	RAM retention	on voltage	V _{RAM}	—	_	0.6	1.0	V
16	С	POR re-arm	voltage ⁷	V _{POR}	—	0.9	1.4	2.0	V
17	D	POR re-arm	time	t _{POR}	—	10	—	_	μS
18	Ρ	Low-voltage detection threshold		V_{LVD}	V _{DD} falling V _{DD} rising	1.80 1.88	1.84 1.92	1.88 1.96	V
19	Ρ	Low-voltage	warning threshold	V_{LVW}	V _{DD} falling V _{DD} rising	2.08	2.14	2.24	V
20	Ρ	Low-voltage hysteresis	inhibit reset/recover	V _{hys}	_	_	80		mV
21	Ρ	Bandgap vol	tage reference ⁸	V _{BG}	—	1.15	1.17	1.18	V

Table 7. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

³ The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear higher when measured externally on the pin.

 $^4\,$ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}


⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.


⁶ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁷ Maximum is highest voltage that POR is guaranteed.

⁸ Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25 °C









Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}
8	С	Total deviation of DCO output from trimmed frequency ³ Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C	Δf_{dco_t}	_	−1.0 to 0.5 ±0.5	±2 ±1	%f _{dco}
10	С	FLL acquisition time ⁴	t _{Acquire}	_	—	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁵	C _{Jitter}		0.02	0.2	%f _{dco}

Table 11. ICS Frequency	Specifications	(Temperature	Range = -40 to	85°C Ambient)	(continued)

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This parameter is characterized and not tested on each device.

⁴ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁵ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.





Figure 14. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

MC9S08QE8 Series Data Sheet, Rev. 8






NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI Master Timing (CPHA = 0)



NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 20. SPI Master Timing (CPHA =1)

MC9S08QE8 Series Data Sheet, Rev. 8



С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Analog input voltage	V _{AIN}	V _{SS} – 0.3	_	V _{DD}	V
Р	Analog input offset voltage	V _{AIO}	—	20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	—	_	1.0	μA
С	Analog comparator initialization delay	t _{AINIT}	—		1.0	μS

Table 15. Analog Comparator Electrical Specifications (continued)

3.12 ADC Characteristics

Table 16. 12-Bit ADC Operating Conditions


Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
Supply voltage	Absolute	V _{DDA}	1.8	_	3.6	V	—
	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	—
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV_{SSA}	-100	0	100	mV	_
Input voltage	_	V _{ADIN}	V _{REFL}	—	V_{REFH}	V	_
Input capacitance	_	C _{ADIN}	_	4.5	5.5	pF	_
Input resistance	—	R _{ADIN}	_	5	7	kΩ	_
Analog source resistance	12-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz				2 5		
	10-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz	R _{AS}			5 10	kΩ	External to MCU
	8-bit mode (all valid f _{ADCK})		_	_	10		
ADC	High speed (ADLPC = 0)		0.4	—	8.0		
conversion clock freq.	Low power (ADLPC = 1)	f _{ADCK}	0.4	—	4.0	MHz	—

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.







5 Package Information


Tahlo	21	Package	Descri	ntione
lable	ZI .	гаскауе	Desch	puons

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
32	Quad Flat No-Leads	QFN	FM	2078	98ASA00071D
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
20	Small Outline Integrated Circuit	SOIC	WJ	751D	98ASB42343B
16	Plastic Dual In-line Package	PDIP	PG	648	98ASB42431B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 21.





© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NC	T TO SCALE
TITLE: THERMALLY ENHANCED	DOCUMENT NO): 98ASA00071D	REV: O	
FLAT NON-LEADED PACKA	· · ·	CASE NUMBER	: 2078–01	14 APR 2009
32 TERMINAL, 0.4 PITCH (4	X 4 X 1)	STANDARD: NON-JEDEC		



1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	L OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE: THERMALLY ENHANCED Q	DOCUMENT NO): 98ASA00071D	REV: O	
FLAT NON-LEADED PACKAG	· · ·	CASE NUMBER: 2078–01 14 APR 2009		
32 TERMINAL, 0.4 PITCH (4)	STANDARD: NON-JEDEC			



1. DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.

 $\overline{3}$ datums a, b, and d to be determined at datum plane H.

 $\overline{/4.}$ dimensions to be determined at seating plane datum c.


5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THZ LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.

<u>6</u> DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

/7.\ EXACT SHAPE OF EACH CORNER IS OPTIONAL.


© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:		DOCUMENT NE]: 98ASH70029A	RE∨: C
LOW PROFILE QUAD FLAT PACK (LQFP) 32 lead, 0.8 pitch (7 x 7 x 1.4)		CASE NUMBER	8: 873A-04	01 APR 2005
		STANDARD: JE	DEC MS-026 BBA	





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.		OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE		DOCUMENT NO	: 98ASB42345B	REV: G
		CASE NUMBER	: 751F-05	10 MAR 2005
		STANDARD: MS-013AE		





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.		LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE		DOCUMENT NO	: 98ASB42345B	REV: G
		CASE NUMBER	: 751F-05	10 MAR 2005
		STANDARD:	MS-013AE	



- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- A. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F-01 THRU -04 OBSOLETE. NEW STANDARD: 751F-05
- A. THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL	OUTLINE	PRINT VERSION NO	DT TO SCALE
^{title:} Soic, Wide Body, 28 Lead caseoutline		DOCUMENT NO	: 98ASB42345B	REV: G
		CASE NUMBER	: 751F-05	10 MAR 2005
		STANDARD: MS-013AE		




- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- 6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62 mm.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 20LD SOIC W/B, 1.27 PITCH, CASE OUTLINE		DOCUMENT NO	: 98ASB42343B	REV: J
		CASE NUMBER	R: 751D-07	23 MAR 2005
		STANDARD: JEDEC MS-013AC		







© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE	
16 LD TSSOP, PITCH 0.65MM		DOCUMENT NE]: 98ASH70247A	RE∨: B
		CASE NUMBER	R: 948F-01	19 MAY 2005
		STANDARD: JEDEC		



- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

<u>A</u> DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{7}$ dimensions are to be determined at datum plane $\overline{-w}$ -

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
16 LD TSSOP, PITCH 0.65MM		DOCUMENT NE]: 98ASH70247A	RE∨: B
		CASE NUMBER	8: 948F-01	19 MAY 2005
		STANDARD: JEDEC		



