E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qe8cwj

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

Document Number: MC9S08QE8 Rev. 8, 4/2011

MC9S08QE8 Series

Covers: MC9S08QE8 and **MC9S08QE4**

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of -40 °C to 85 °C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Flash read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 µs typical wake-up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage warning with interrupt
 - Low-voltage detection with reset or interrupt
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)







16-Pin PDIP 648

16-Pin TSSOP 948F

- On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes; eight deep FIFO for storing change-of-flow addresses and event-only data; debug module supports both tag and force breakpoints
- Peripherals
 - ADC 10-channel, 12-bit resolution; 2.5 µs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V
 - ACMPx Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - SCI Full-duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake-up on active edge
 - SPI Full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
 - IIC Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supporting broadcast mode and 10-bit addressing
 - **TPMx** Two 3-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
 - RTC (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wakeup without external components; runs in all MCU modes
- Input/Output
 - 26 GPIOs, one output-only pin and one input-only pin
 - Eight KBI interrupts with selectable polarity
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins.
- Package Options
 - 32-pin LQFP, 32-pin QFN, 28-pin SOIC, 20-pin SOIC, 16-pin PDIP, 16-pin TSSOP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2007-2011. All rights reserved.





Table of Contents

1	MCL	J Block Diagram
2	Pin /	Assignments4
3	Elec	trical Characteristics7
	3.1	Introduction
	3.2	Parameter Classification7
	3.3	Absolute Maximum Ratings8
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity10
	3.6	DC Characteristics
	3.7	Supply Current Characteristics
	3.8	External Oscillator (XOSCVLP) Characteristics . 17
	3.9	Internal Clock Source (ICS) Characteristics 18

3.10 AC Characteristics
3.10.1 Control Timing
3.10.2TPM Module Timing
3.10.3SPI Timing
3.11 Analog Comparator (ACMP) Electricals24
3.12 ADC Characteristics
3.13 Flash Specifications
3.14 EMC Performance
3.14.1Conducted Transient Susceptibility 30
Ordering Information
Package Information
5.1 Mechanical Drawings

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

4 5

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
2	Nov 7 2007	Initial preliminary product preview release.
3	Jan 22 2008	Initial public release.
4	March 13 2008	Added Figure 11.
5	October 8 2008	Updated the Stop2 and Stop3 mode supply current in the Table 8. Replaced the stop mode adders section from Table 8 with an individual Table 9 with new specifications. Added a footnote to the Min. of the suppply voltage in Table 7. Changed the typical value of $II_{In}I$ and $IIOzI$ to — (no typical value) in Table 7. Added t _{VRR} to Table 12. Updated "How to reach us" information.
6	Nov. 4 2008	Updated the operating voltage in Table 7.
7	April 29 2009	Changed V _{DDAD} to V _{DDA} , I _{DDAD} to I _{DDA} , and V _{SSAD} to V _{SSA} . In Table 7, added II _{OZTOT} I. In Table 11, updated the DCO output frequency range-trimmed, and changed some symbols. Updated typicals and Max. for t _{IRST} . Updated Table 17.
8	April 12, 2011	Added 32-pin QFN package.

Related Documentation


Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08QE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.


Pin Assignments





Pins shown in bold type are lost in the next lower pin count package.





Pins shown in bold type are lost in the next lower pin count package.

Figure 4. MC9S08QE8 Series in 20-pin SOIC Package



3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to 3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 3.	Absolute	Maximum	Ratings
14010 01	/		

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H 40 to 85	°C
Maximum junction temperature	T _{JM}	95	°C
Thermal resistance Single-layer board			
32-pin QFN		110	
32-pin LQFP		66	
28-pin SOIC	ο	57	°C/W
20-pin SOIC	θ _{JA}	71	0/11
16-pin PDIP		64	
16-pin TSSOP		108	
Thermal resistance Four-layer board	· · · ·		·
32-pin QFN		42	
32-pin LQFP		47	
28-pin SOIC	ρ	42	°C/W
20-pin SOIC	θ _{JA}	52	0/11
16-pin PDIP		47	
16-pin TSSOP		78	

Table 4. Thermal Characteris

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:


 $\begin{array}{l} T_A = Ambient \ temperature, \ ^C\\ \theta_{JA} = Package \ thermal \ resistance, \ junction-to-ambient, \ ^C/W\\ P_D = P_{int} + P_{I/O}\\ P_{int} = I_{DD} \times V_{DD}, \ Watts \ -- \ chip \ internal \ power\\ P_{I/O} = Power \ dissipation \ on \ input \ and \ output \ pins \ -- \ user \ determined \end{array}$

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273 \ ^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

K = P_D × (T_A + 273 °C) +
$$θ_{JA}$$
 × (P_D)² Eqn. 3








Figure 7. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 8. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)









3.8 External Oscillator (XOSCVLP) Characteristics

Refer to Figure 12 and Figure 13 for crystal or resonator circuits.

Table 10. XOSCVLP Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1), FBELP mode High range (RANGE = 1), low power (HGO = 0), FBELP mode	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO = 0) Other oscillator settings	C _{1,} C ₂		See Note ² See Note ³		
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range (RANGE = 1, HGO = X)	R _F		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S	 	 100 0 0 0 0	 0 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain	^t CSTL t _{CSTH}		600 400 5 15		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0		20 20	MHz MHz

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors ($C_{1,}C_{2}$), feedback resistor (R_{F}) and series resistor (R_{S}) are incorporated internally when RANGE = HGO = 0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.






Figure 16. IRQ/KBIPx Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol Min		Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	—	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	—	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	—	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	—	t _{cyc}

Table 13. TPM Input Timing




Figure 17. Timer External Clock





Figure 18. Timer Input Capture Pulse






NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI Master Timing (CPHA = 0)



NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 20. SPI Master Timing (CPHA =1)



С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Analog input voltage	V _{AIN}	V _{SS} – 0.3	_	V _{DD}	V
Р	Analog input offset voltage	V _{AIO}	—	20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	—	_	1.0	μA
С	Analog comparator initialization delay	t _{AINIT}	—		1.0	μS

Table 15. Analog Comparator Electrical Specifications (continued)

3.12 ADC Characteristics

Table 16. 12-Bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typical ¹	Max	Unit	Comment
Supply voltage	Absolute	V _{DDA}	1.8	_	3.6	V	—
	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	—
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV_{SSA}	-100	0	100	mV	_
Input voltage	_	V _{ADIN}	V _{REFL}	—	V_{REFH}	V	_
Input capacitance	_	C _{ADIN}	_	4.5	5.5	pF	_
Input resistance	—	R _{ADIN}	_	5	7	kΩ	_
Analog source resistance	12-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz				2 5		
	10-bit mode f _{ADCK} > 4 MHz f _{ADCK} < 4 MHz	R _{AS}			5 10	kΩ	External to MCU
	8-bit mode (all valid f _{ADCK})		_	_	10		
ADC	High speed (ADLPC = 0)		0.4	—	8.0		
conversion clock freq.	Low power (ADLPC = 1)	f _{ADCK}	0.4	—	4.0	MHz	—

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.






Figure 23. ADC Input Impedance Equivalency Diagram

С	Characteristic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
т	Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		I _{DDA}	_	120	_	μA	
т	Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		I _{DDA}	_	202	_	μA	
т	Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		I _{DDA}	_	288	_	μA	
Ρ	Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		I _{DDA}	_	0.532	1	mA	
	asynchronous	High speed (ADLPC = 0)	f _{ADACK}	2	3.3	5	N411-	t _{ADACK} =
Р		Low power (ADLPC = 1)		1.25	2	3.3	MHz	1/f _{ADACK}



Symbol		-			
eysei	Min	Typ ¹	Max	Unit	Comment
	—	±2	_		Pad leakage ⁴ * R _{AS}
E _{IL}	—	±0.2	±4	LSB ²	
	_	±0.1	±1.2		
ly (16- and 20-pin	oackage	es only)			
	Not recommended usage				
E _{TUE}	_	±1.5	±3.5	LSB ²	Includes quantization
	_	±0.7	±1.5		quantization
12-bit mode		recommer	ided usage		
DNL	_	±0.5	±1.0	LSB ²	
	_	±0.3	±0.5		
	Not recommended usage				
INL		±0.5	±1.0	LSB ²	
	_	±0.3	±0.5		
	Not i	Not recommended usage			
E _{ZS}		±1.5	±2.1	LSB ²	V _{ADIN} = V _{SSA}
	_	±0.5	±0.7		004
	Not i	recommer	ided usage		
E _{FS}		±1	±1.5	LSB ²	V _{ADIN} = V _{DDA}
	_	±0.5	±0.5		DDA
	Not i	recommer	ided usage		
Eq	_	_	±0.5	LSB ²	
	_	_	±0.5		
	Not i	recommer	ided usage		Pad
E _{IL}	_	±0.2	±4	LSB ²	Pad leakage ⁴ * R _{AS}
	_	±0.1	±1.2		
	bly (16- and 20-pin p E_{TUE} DNL DNL E_{ZS} E_{FS} E_{FS}	$ E_{IL} = E_{IL} = I$	E_{IL} ± 0.2 bly (16- and 20-pin packages only) ± 0.1 E_{TUE} ± 1.5 ± 0.7 Not recomment ± 0.7 DNL ± 0.5 ± 0.5 DNL ± 0.5 ± 0.5 DNL ± 0.5 ± 0.5 INL ± 0.5 ± 0.5 Ezs ± 0.5 ± 0.5 Ezs ± 0.5 EFFS ± 1.5 ± 0.5 Not recomment EFS ± 1.5 ± 0.5 Not recomment EFQ ± 0.5 Not recomment ± 0.5 EL EL <td>E_{IL} ± 0.2 ± 4 ± 0.2 ± 4 ± 0.1 ± 1.2 by (16- and 20-pin packages only) ± 0.7 ± 1.5 ETUE ± 1.5 ± 3.5 ± 0.7 ± 1.5 ± 3.5 ± 0.7 ± 1.5 ± 3.5 DNL ± 0.5 ± 1.0 ± 0.5 ± 1.0 $-$ DNL ± 0.3 ± 0.5 INL ± 0.5 ± 1.0 ± 0.5 ± 1.0 ± 1.5 INL ± 1.5 ± 2.1 ± 1.5 ± 2.1 ± 1.5 ± 0.7 ± 1.5 INO ± 1.5</td> <td></td>	E _{IL} ± 0.2 ± 4 ± 0.2 ± 4 ± 0.1 ± 1.2 by (16- and 20-pin packages only) ± 0.7 ± 1.5 ETUE ± 1.5 ± 3.5 ± 0.7 ± 1.5 ± 3.5 ± 0.7 ± 1.5 ± 3.5 DNL ± 0.5 ± 1.0 ± 0.5 ± 1.0 $-$ DNL ± 0.3 ± 0.5 INL ± 0.5 ± 1.0 ± 0.5 ± 1.0 ± 1.5 INL ± 1.5 ± 2.1 ± 1.5 ± 2.1 $ \pm 1.5$ ± 0.7 ± 1.5 INO ± 1.5	

Table 17. ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^N$

³ Monotonicity and No-missing-codes guaranteed in 10-bit and 8-bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.



3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage for program/erase -40 °C to 85 °C	V _{prog/erase}	1.8	_	3.6	v
D	Supply voltage for read operation	V _{Read}	1.8	—	3.6	V
D	Internal FCLK frequency ¹	f _{FCLK}	150	—	200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	—	6.67	μS
Р	Byte program time (random location) ²	t _{prog}		9		t _{Fcyc}
Р	Byte program time (burst mode) ²	t _{Burst}	Burst 4		t _{Fcyc}	
Р	Page erase time ²	t _{Page}	4000		t _{Fcyc}	
Р	Mass erase time ²	t _{Mass}	20,000			t _{Fcyc}
	Byte program current ³	RI _{DDBP}	—	4	—	mA
	Page erase current ³	RI _{DDPE}	—	6		mA
С	Program/erase endurance ⁴ T_L to $T_H = -40$ °C to 85 °C T = 25 °C		10,000			cycles
С	Data retention ⁵	t _{D_ret}	15	100		years
	l irequency of this clock is controlled by a soft					

Table	18.	Flash	Characteristics
TUDIC		1 10011	onunuotonistios

The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.

⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.



NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. All Rights reserved.		AL OUTLINE PRINT VERSION NOT TO SC		T TO SCALE
TITLE: THERMALLY ENHANCED QUAD		DOCUMENT NO: 98ASA00071D		REV: O
FLAT NON-LEADED PACKAGE	CASE NUMBER: 2078-01 14 APR 2009			
32 TERMINAL, 0.4 PITCH (4 X	4 X 1)	STANDARD: NON-JEDEC		



NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.

 $\overline{3}$ datums a, b, and d to be determined at datum plane H.

 $\overline{/4.}$ dimensions to be determined at seating plane datum c.


5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THZ LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.

<u>6</u> DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

/7.\ EXACT SHAPE OF EACH CORNER IS OPTIONAL.


© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NE	IT TO SCALE
TITLE:		DOCUMENT NO: 98ASH70029A		RE∨: C
LOW PROFILE QUAD FLAT P,) CASE NUMBER: 873A-04 01 APR 200			
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	DEC MS-026 BBA		





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.		OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: SOIC, WIDE BODY,		DOCUMENT NO	: 98ASB42345B	REV: G
28 LEAD	CASE NUMBER	: 751F-05	10 MAR 2005	
CASEOUTLINE		STANDARD: MS	5-013AE	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO: 98ASH70247A		RE∨: B		
16 LD TSSOP, PITCH 0.65	CASE NUMBER: 948F-01 19 MAY				
	STANDARD: JEDEC				



How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007-2011. All rights reserved.

MC9S08QE8 Rev. 8 4/2011