



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I²C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	A/D 5x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c72-10i-so

Table of Contents

1.0	Device Overview	
2.0	Memory Organization	5
3.0	I/O Ports	
4.0	Timer0 Module	25
5.0	Timer1 Module	27
6.0	Timer2 Module	31
7.0	Capture/Compare/PWM (CCP) Module	33
8.0	Synchronous Serial Port (SSP) Module	39
9.0	Analog-to-Digital Converter (A/D) Module	53
10.0	Special Features of the CPU	59
11.0	Instruction Set Summary	73
12.0	Development Support	75
13.0	Electrical Characteristics - PIC16C72 Series	77
14.0	DC and AC Characteristics Graphs and Tables - PIC16C72	97
15.0	DC and AC Characteristics Graphs and Tables - PIC16CR72	107
16.0	Packaging Information	109
Appe	ndix A: What's New in this Data Sheet	
Appe	ndix B: What's Changed in this Data Sheet	115
Appe	ndix C: Device Differences	115
Index		117
On-L	ine Support	121
Read	er Response	122
PIC1	6C72 Series Product Identification System	125
Sales	and Support	125

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

Key Reference Manual Features	PIC16C72	PIC16CR72
Operating Frequency	DC - 20MHz	DC - 20MHz
Resets	POR, PWRT, OST, BOR	POR, PWRT, OST, BOR
Program Memory - (14-bit words)	2K (EPROM)	2K (ROM)
Data Memory - RAM (8-bit bytes)	128	128
Interrupts	8	8
I/O Ports	PortA, PortB, PortC	PortA, PortB, PortC
Timers	Timer0, Timer1, Timer2	Timer0, Timer1, Timer2
Capture/Compare/PWM Modules	1	1
Serial Communications	Basic SSP	SSP
8-Bit A/D Converter	5 channels	5 channels
Instruction Set (No. of Instructions)	35	35

1.0 DEVICE OVERVIEW

This document contains device-specific information for the operation of the PIC16C72 device. Additional information may be found in the PIC® Mid-Range MCU Reference Manual (DS33023) which may be downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16C72 belongs to the Mid-Range family of the PIC devices. A block diagram of the device is shown in Figure 1-1.


The program memory contains 2K words which translate to 2048 instructions, since each 14-bit program memory word is the same width as each device instruction. The data memory (RAM) contains 128 bytes.

There are also 22 I/O pins that are user-configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External interrupt
- Change on PORTB interrupt
- Timer0 clock input
- Timer1 clock/oscillator
- Capture/Compare/PWM
- A/D converter
- SPI/I²C

Table 1-1 details the pinout of the device with descriptions and details for each pin.

FIGURE 1-1: PIC16C72/CR72 BLOCK DIAGRAM



2.5 <u>Indirect Addressing, INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- · Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.


Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
movlw
                0x20 ;initialize pointer
         movwf
                FSR
                      ; to RAM
NEXT
                INDF ; clear INDF register
         clrf
                      ;inc pointer
          incf
                FSR
         btfss FSR,4 ;all done?
          goto
                NEXT ; NO, clear next
CONTINUE
                       ;YES, continue
```

FIGURE 2-11: DIRECT/INDIRECT ADDRESSING



3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, i.e., put the contents of the output latch on the selected pin.


PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 3-1: INITIALIZING PORTC

```
BCF
       STATUS, RPO ; Select Bank 0
CLRF
       PORTC
                    ; Initialize PORTC by
                    ; clearing output
                    ; data latches
BSF
       STATUS, RPO
                   ; Select Bank 1
MOVLW
                    ; Value used to
                    ; initialize data
                    ; direction
MOVWF TRISC
                    ; Set RC<3:0> as inputs
                    ; RC<5:4> as outputs
                    ; RC<7:6> as inputs
```

FIGURE 3-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and VSS.
 - Port/Peripheral select signal selects between port data and peripheral output.
 - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

FIGURE 6-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

— TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 Bit0

bit7 bit0 R/W-0 R/W-0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6-3: TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

•

1111 = 1:16 Postscale

bit 2: TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

TABLE 6-1 REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	(1)	ADIF	(1)	(1)	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	(1)	ADIE	(1)	(1)	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Peri	mer2 Period Register								1111 1111

 $\mbox{Legend:} \quad \mbox{$x = $ unknown, $u = $ unchanged, $-= $ unimplemented read as '0'. Shaded cells are not used by the Timer2 module. }$

2: These bits are unimplemented, read as '0'.

8.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

8.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I2C)

The SSP module in I²C mode works the same in all PIC16C72 series devices that have an SSP module. However the SSP Module in SPI mode has differences between the PIC16C72 and the PIC16CR72 device.

The register definitions and operational description of SPI mode has been split into two sections because of the differences between the PIC16C72 and the PIC16CR72 device. The default reset values of both the SPI modules is the same regardless of the device:

8.2	SPI Mode for PIC16C72	40
8.3	SPI Mode for PIC16CR72	43
8.4	SSP I ² C Operation	47

For an I²C Overview, refer to the PIC[®] Mid-Range MCU Reference Manual (DS33023). Also, refer to Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."

The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 9-3.


The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 9.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared
 - Waiting for the A/D interrupt
- 6. Read A/D Result register (ADRES), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 9-3: A/D BLOCK DIAGRAM



10.0 SPECIAL FEATURES OF THE CPU

The PIC16C72 series has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- · Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations
- In-Circuit Serial Programming™

The PIC16CXXX family has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is sta-

ble. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the PIC[®] Mid-Range MCU Family Reference Manual, DS33023.

10.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 10-1: CONFIGURATION WORD FOR PIC16C72/R72

CP1 CP0 CP1 CP0 CP1 CP0 BODEN CP1 CP0 **PWRTE** WDTE FOSC1 FOSC0 Register: CONFIG Address2007h bit13 bit0 bit 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected bit 7: Unimplemented: Read as '1' **BODEN**: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled **PWRTE**: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled bit 2: WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

10.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a ${\tt SLEEP}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (STATUS<3>) is cleared, the \overline{TO} (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

10.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External \overline{MCLR} Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The \overline{TO} and \overline{PD} bits in the STATUS register can be used to determine the cause of device reset. The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- 3. SSP transmit or receive in slave mode (SPI/I²C).
- 4. CCP capture mode interrupt.
- 5. A/D conversion (when A/D clock source is RC).
- Special event trigger (Timer1 in asynchronous mode using an external clock).



TABLE 11-2 PIC16CXXX INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	4-Bit Opcode		Status	Notes			
Operan	ıds			MSb			LSb	Affected				
	BYTE-ORIENTED FILE REGISTER OPERATIONS											
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2			
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2			
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2			
CLRW	-	Clear W	1	0.0	0001	0xxx	xxxx	Z				
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2			
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2			
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3			
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2			
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1,2,3			
IORWF	f, d	Inclusive OR W with f	ì	0.0	0100	dfff	ffff	Z	1,2			
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2			
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff					
NOP	-	No Operation	1	0.0	0000	0xx0	0000					
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1,2			
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2			
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2			
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff	, ,	1,2			
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2			
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	IS			•				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2			
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3			
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3			
		LITERAL AND CONTROL	OPERAT	IONS								
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z				
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Ζ				
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk					
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD				
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk					
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z				
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk					
RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001					
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk					
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000					
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD				
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z				
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z				

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

13.2 DC Characteristics: PIC16LC72/LCR72-04 (Commercial, Industrial)

DO 0114	DAGTERICTIOS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and									
DC CHA	RACTERISTICS	Operating	g tempe	rature		\leq TA \leq +70°C for commercial					
Param	a		F	PIC16C7	2	Р	IC16CR7	72			
No.	Characteristic	Sym	Min	Typ†	Max	Min	Typ†	Max	Units	Conditions	
D001	Supply Voltage	VDD	2.5	-	6.0	2.5	-	5.5	V	LP, XT, RC (DC - 4 MHz)	
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	-	1.5	-	V		
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	-	Vss	-	V	See section on Power- on Reset for details	
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	0.05	-	-	V/ms	See section on Power- on Reset for details	
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	3.7	4.0	4.3	V	BODEN bit in configura- tion word enabled	
D010	Supply Current (Note 2,5)	IDD	-	2.0	3.8	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)	
D010A			-	22.5	48	-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled	
D015*	Brown-out Reset Current (Note 6)	∆lbor	-	350	425	-	350	425	μΑ	BOR enabled VDD = 5.0V	
D020	Power-down Current (Note 3,5)	IPD	-	7.5	30	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C	
D021			-	0.9	5	-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C	
D021A			-	0.9	5	-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C	
D023*	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	-	350	425	μА	BOR enabled VDD = 5.0V	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
- Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- **Note 3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- Note 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- Note 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- Note 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

RC0/T1OSO/T1CKI

TMR0 or TMR1

Note: Refer to Figure 13-1 for load conditions.

FIGURE 13-6: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 13-6 TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

A5* Tt1H	Param No.	Sym		Characterist	tic	Min	Тур†	Max	Units	Conditions
A1* TIOL TOCKI Low Pulse Width No Prescaler 0.5TCY + 20 - - ns Must also meet With Prescaler 10 - - ns parameter 42	40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5TCY + 20	_		ns	Must also meet
With Prescaler					With Prescaler	10	_	_	ns	parameter 42
Tith	41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
With Prescaler Greater of: 20 or TCY + 40 N N N Prescale val (2, 4,, 256)					With Prescaler	10	_	_	ns	parameter 42
A5* Tt1H	42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns	
Synchronous PIC16C7X/CR72 15					With Prescaler	20 or TCY + 40	_	_	ns	N = prescale value (2, 4,, 256)
Prescaler = 2,4,8	45*	Tt1H	T1CKI High Time	Synchronous, I	Prescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
Asynchronous PIC16C7X/CR72 30				Synchronous,	PIC16 C 7X/ CR 72	15	_	_	ns	parameter 47
Title					PIC16LC7X/LCR72	25	_	_	ns	
Tt1L				Asynchronous	PIC16 C 7X/ CR 72	30	_	_	ns	
Synchronous PIC16C7X/CR72 15 ns PIC16C7X/CR72 25 ns PIC16C7X/CR72 25 ns PIC16C7X/CR72 30 ns PIC16C7X/CR72 50 ns PIC16C7X/CR72 50 ns PIC16C7X/CR72 50 ns PIC16C7X/CR72 Greater of: 30 or Tcy + 40 N N PIC16C7X/CR72 Greater of: 50 or Tcy + 40 N N N PIC16C7X/CR72 Greater of: 50 or Tcy + 40 N N N PIC16C7X/CR72 Greater of: 50 or Tcy + 40 N N N D N N N D N N					PIC16LC7X/LCR72	50	_	_	ns	
Prescaler = 2,4,8	46*	Tt1L	T1CKI Low Time		Prescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
2,4,8					PIC16 C 7X/ CR 72	15	_	_	ns	parameter 47
Titp					PIC16LC7X/LCR72	25	_	_	ns	
Tt1P				Asynchronous	PIC16 C 7X/ CR 72	30	_	_	ns	
Pictor State Sta					PIC16LC7X/LCR72	50	_	_	ns	
Asynchronous PIC16C7X/CR72 60	47*	Tt1P		Synchronous		30 OR TCY + 40 N	_	_	ns	, , , ,
PIC16LC7X/LCR72 100 — ns Ft1 Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN) DC — 200 kHz						50 OR TCY + 40				N = prescale value (1, 2, 4, 8)
Ft1 Timer1 oscillator input frequency range DC — 200 kHz (oscillator enabled by setting bit T1OSCEN)				Asynchronous		60	_	_	ns	
(oscillator enabled by setting bit T1OSCEN)						100	_	_	ns	
48 TCKEZtmr1 Delay from external clock edge to timer increment 2Tosc — 7Tosc —		Ft1				DC	_	200	kHz	
	48	TCKEZtmr1	Delay from extern	al clock edge to	timer increment	2Tosc	_	7Tosc	_	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-12: I²C BUS START/STOP BITS TIMING




TABLE 13-10 I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Charac	teristic	Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	_	_		condition
91	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock
		Hold time	400 kHz mode	600	_	_		pulse is generated
92	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_		
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_		

16.0 PACKAGING INFORMATION

16.1 Package Marking Information


28-Lead Side Brazed Skinny Windowed




28-Lead PDIP (Skinny DIP)




28-Lead SOIC



28-Lead SSOP




Example



Example



Example



Example




Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

© Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (©3)
can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

16.4 <u>28-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body) (SO)</u>

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES*		М	ILLIMETER	S
Dimension Limits		MIN	MOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D [‡]	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E [‡]	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	ф	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	Β [†]	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

^{*} Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

APPENDIX A: WHAT'S NEW IN THIS DATA SHEET

This is a new data sheet. However, information on the PIC16C72 device was previously found in the PIC16C7X Data Sheet, DS30390. Information on the PIC16CR72 device is new.

APPENDIX B: WHAT'S CHANGED IN THIS DATA SHEET

Revision A (1998)

New data sheet.

Revision B (January 2013)

Added a note to each package outline drawing.

APPENDIX C: DEVICE DIFFERENCES

A table of the differences between the devices described in this document is found below.

Difference	PIC16C72	PIC16CR72
SSP module in SPI mode	Basic SSP	SSP

Block Diagram	47	PCFG0 bit	54
I ² C Operation		PCFG1 bit	
Master Mode		PCFG2 bit	
Mode		PCL Register	
Mode Selection		PCLATH	
Multi-Master Mode		PCLATH Register	
Reception			
•		PCON Register	
Reception Timing Diagram		PD bit	,
SCL and SDA pins		PICDEM-1 Low-Cost PIC16/17 Demo Board	
Slave Mode		PICDEM-2 Low-Cost PIC16CXX Demo Board	
Transmission		PICMASTER™ RT In-Circuit Emulator	
In-Circuit Serial Programming	59, 72	PICSTART™ Low-Cost Development System	
INDF Register	8, 17	PIE1 Register	12
Indirect Addressing	17	Pin Functions	
Initialization Condition for all Register	65	MCLR/Vpp	4
Instruction Format	73	OSC1/CLKIN	
Instruction Set		OSC2/CLKOUT	
Section	73	RA0/AN0	
Summary Table		RA1/AN1	
INT Interrupt		RA2/AN2	
INTCON Register		RA3/AN3/Vref	
INTEDG bit		RA4/T0CKI	
	,	RA5/AN4/SS	
Internal Sampling Switch (Rss) Impedance			
Interrupts		RB0/INT	
PortB Change		RB1	
RB7:RB4 Port Change		RB2	
Section		RB3	
TMR0	68	RB4	4
IRP bit	9	RB5	4
1		RB6	4
L		RB7	4
Loading of PC	15	RC0/T1OSO/T1CKI	4
M		RC1/T1OSI	4
M		RC2/CCP1	
MCLR	61, 64	RC3/SCK/SCL	
Memory		RC4/SDI/SDA	
Data Memory	6	RC5/SDO	
Program Memory		RC6	
Program Memory Maps		RC7	
PIC16C72	5	SCK	
PIC16CR72			
Register File Maps		SDI	
PIC16C72	6	SDO	
PIC16CR72		<u>SS</u>	
		Vdd	
MPASM Assembler		Vss	4
MPSIM Software Simulator	/5	Pinout Descriptions	
0		PIC16C72	
	70	PIC16CR72	
OPCODE		PIR1 Register	13
OPTION Register		POR	63, 64
OSC selection	59	Oscillator Start-up Timer (OST)	59, 63
Oscillator		Power Control Register (PCON)	
HS	60, 64	Power-on Reset (POR)	
LP	60, 64	Power-up Timer (PWRT)	
RC	60	Power-Up-Timer (PWRT)	
XT	60, 64	Time-out Sequence	
Oscillator Configurations	60	TO	
Output of TMR2		POR bit	
	•		, -
P		Port RB Interrupt	
P	40 43	PORTA	
Packaging	+0, +0	PORTA Register	
28-Lead Ceramic w/Window	110	PORTB	
		PORTB Register	7, 2
28-Lead PDIP		PORTC	65
28-Lead SOIC		PORTC Register	7, 23
28-Lead SSOP		Power-down Mode (SLEEP)	7
Paging, Program Memory	16	• •	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	J	Total Pages Sent
Fror	m: Name	
	CompanyAddress	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
App	lication (optional):	, <u> </u>
	uld you like a reply?YN	
	rice: 24xx010	Literature Number: DS39016B
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and software development needs?	
3.	you find the organization of this document easy to follow? If not, why?	
4.	What additions to the document do you think would enhance the structure and subject?	
5.	What deletions from the document could be made without affecting the overall usefulness?	
6.	Is there any incorrect or misleading information (what and where)?	
7.	How would you improve this document?	