



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 3.5КВ (2К х 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V |
| Data Converters | A/D 5x8b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c72-20i-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

The special function registers can be classified into two **TABLE 2-1 SPECIAL FUNCTION REGISTER SUMMARY**

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets (3) |
|----------------------|---------|--------------------|--------------------|----------------|----------------|---------------|------------------|---------------|-----------|--------------------------|-------------------------------------|
| Bank 0 | | | | | | | | | | | |
| 00h ⁽¹⁾ | INDF | Addressing | this location | uses conten | ts of FSR to | address data | a memory (no | ot a physical | register) | 0000 0000 | 0000 0000 |
| 01h | TMR0 | Timer0 mod | ule's registe | r | | | | | | xxxx xxxx | uuuu uuuu |
| 02h ⁽¹⁾ | PCL | Program Co | ounter's (PC) | Least Signif | icant Byte | | | | | 0000 0000 | 0000 0000 |
| 03h ⁽¹⁾ | STATUS | IRP ⁽⁴⁾ | RP1 ⁽⁴⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 04h ⁽¹⁾ | FSR | Indirect data | a memory ad | dress pointe | r | | | | | xxxx xxxx | uuuu uuuu |
| 05h | PORTA | _ | - | PORTA Dat | a Latch whe | n written: PO | RTA pins wh | en read | | 0x 0000 | 0u 0000 |
| 06h | PORTB | PORTB Dat | a Latch whe | n written: PC | ORTB pins wi | nen read | | | | xxxx xxxx | uuuu uuuu |
| 07h | PORTC | PORTC Dat | a Latch whe | n written: PC | ORTC pins w | hen read | | | | xxxx xxxx | uuuu uuuu |
| 08h | _ | Unimplemen | nted | | | | | | | _ | — |
| 09h | _ | Unimplemen | nted | | | | | | | _ | — |
| 0Ah ^(1,2) | PCLATH | _ | - | | Write Buffer | for the uppe | er 5 bits of the | e Program C | ounter | 0 0000 | 0 0000 |
| 0Bh ⁽¹⁾ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | ADIF | | — | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0 0000 | -0 0000 |
| 0Dh | _ | Unimplemen | nted | | | | | | | _ | — |
| 0Eh | TMR1L | Holding regi | ster for the L | east Signific | ant Byte of t | he 16-bit TM | R1 register | | | xxxx xxxx | uuuu uuuu |
| 0Fh | TMR1H | Holding regi | ster for the N | Aost Significa | ant Byte of th | ne 16-bit TMF | R1 register | | | xxxx xxxx | uuuu uuuu |
| 10h | T1CON | _ | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 00 0000 | uu uuuu |
| 11h | TMR2 | Timer2 mod | ule's registe | r | | | | | | 0000 0000 | 0000 0000 |
| 12h | T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| 13h | SSPBUF | Synchronou | s Serial Port | Receive Bu | ffer/Transmit | Register | | | | xxxx xxxx | uuuu uuuu |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | СКР | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 0000 0000 |
| 15h | CCPR1L | Capture/Cor | mpare/PWM | Register (LS | SB) | | | | | xxxx xxxx | uuuu uuuu |
| 16h | CCPR1H | Capture/Cor | mpare/PWM | Register (M | SB) | | | | | xxxx xxxx | uuuu uuuu |
| 17h | CCP1CON | _ | - | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |
| 18h-1Dh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 1Eh | ADRES | A/D Result I | Register | | | | | | | xxxx xxxx | uuuu uuuu |
| 1Fh | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | _ | ADON | 0000 00-0 | 0000 00-0 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC16C72/CR72. Always maintain these bits clear.

5: SSPSTAT<7:6> are not implemented on the PIC16C72, read as '0'.

2.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 2-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: These devices do not use bits IRP and RP1 (STATUS<7:6>). Maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

| R/W-0 | R/W-0 | R/W-0 | <u>R-1</u> | <u>R-1</u> | R/W-x | R/W-x | R/W-x | _ |
|-------------|---|--|---|--|---|---|---|---|
| IRP bit7 | RP1 | RP0 | ТО | PD | Z | DC | C bit0 | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset |
| bit 7: | IRP : Regis 1 = Bank 2 0 = Bank 0 | ster Bank 3 2, 3 (100h 0, 1 (00h - | Select bit - 1FFh) FFh) | (used for ir | ndirect addr | essing) | | |
| bit 6-5: | RP1:RP0: 11 = Bank 10 = Bank 01 = Bank 00 = Bank Each bank this bit cle | Register I 3 (180h - 4 2 (100h - 5 1 (80h - F 5 0 (00h - 7 5 is 128 by ar. | Bank Sele 1FFh) 17Fh) FFh) 7Fh) rtes. For d | ct bits (use evices with | ed for direct | addressin 0 and Ban | g) k1, the IRP | bit is reserved. Always maintain |
| bit 4: | $\overline{\mathbf{TO}}$: Time- 1 = After p 0 = A WD | out bit oower-up, o T time-out | CLRWDT in occurred | struction, | or sleep ir | struction | | |
| bit 3: | PD : Powe 1 = After p 0 = By exe | r-down bit oower-up c ecution of t | or by the C | LRWDT ins | truction n | | | |
| bit 2: | Z : Zero bit 1 = The re 0 = The re | t esult of an esult of an | arithmetic arithmetic | or logic op or logic op | peration is z | ero iot zero | | |
| bit 1: | DC : Digit 0 1 = A carr 0 = No ca | carry/borrc y-out from rry-out fror | w bit (ADI the 4th lo n the 4th l | OWF, ADDLW w order bit ow order b | N, SUBLW, S t of the resu bit of the res | UBWF instr It occurred | uctions) (for I | r borrow the polarity is reversed) |
| bit 0: | C: Carry/c 1 = A carr 0 = No ca Note: For second op the source | porrow bit (y-out from rry-out fror borrow the perand. Fo e register. | (ADDWF, AI the most m the mos e polarity is r rotate (R | DDLW, SUB significant t significar s reversed. RF, RLF) in | LW, SUBWF bit of the re th bit of the . A subtract astructions, | instructior esult occurr result occu ion is exec this bit is lo | ns) red rred uted by add baded with e | ling the two's complement of the either the high or low order bit of |

FIGURE 2-3: STATUS REGISTER (ADDRESS 03h, 83h)

PIC16C72 Series

2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

FIGURE 2-6: PIE1 REGISTER (ADDRESS 8Ch)

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

| U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|----------|--|---------------------------------------|--|--|-----------------------------------|--------|--------|--|
| — | ADIE | — | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | R = Readable bit |
| bit7 | | | | | | | bitO | W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset |
| bit 7: | Unimpler | mented: F | Read as '0 | I | | | | |
| bit 6: | ADIE: A/E 1 = Enabl 0 = Disab | Converte es the A/E les the A/I | er Interrup) interrupt D interrup | t Enable b t | bit | | | |
| bit 5-4: | Unimpler | nented: F | Read as '0 | | | | | |
| bit 3: | SSPIE : S 1 = Enabl 0 = Disab | ynchronou es the SS les the SS | us Serial F P interrup SP interrup | Port Interru t ot | ipt Enable b | bit | | |
| bit 2: | CCP1IE : 1 = Enabl 0 = Disab | CCP1 Inte es the CC les the CC | errupt Ena P1 interru P1 interru | ble bit ıpt upt | | | | |
| bit 1: | TMR2IE : 1 = Enabl 0 = Disab | TMR2 to F es the TM les the TM | PR2 Matcl IR2 to PR2 IR2 to PR | n Interrupt 2 match in 2 match ir | Enable bit terrupt nterrupt | | | |
| bit 0: | TMR1IE : 1 = Enabl 0 = Disab | TMR1 Ove es the TM les the TM | erflow Inte IR1 overflo IR1 overfl | errupt Enal ow interrup ow interru | ble bit ot pt | | | |

7.3 <u>PWM Mode</u>

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

| Note: | Clearing the CCP1CON register will force |
|-------|---|
| | the CCP1 PWM output latch to the default |
| | low level. This is not the PORTC I/O data |
| | latch. |

Figure 7-4 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 7.3.3.

FIGURE 7-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 7-5: PWM OUTPUT



7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • Tosc • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

| Note: | The Timer2 postscaler (see Section 6.0) is |
|-------|--|
| | not used in the determination of the PWM |
| | frequency. The postscaler could be used to |
| | have a servo update rate at a different fre- |
| | quency than the PWM output. |

7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

| TABLE 8-2 | REGISTERS ASSOCIATED WITH SPI OPERATION (F | PIC16CR72) | |
|-----------|---|------------|--|
| | • | | |

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|---------|------------|-------------|------------|-------------------------------|------------|----------|--------|---------|--------------------------|---------------------------------|
| 0Bh,8Bh | INTCON | GIE | PEIE | T0IE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | (1) | ADIF | (1) | (1) | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 8Ch | PIE1 | (1) | ADIE | (1) | (1) | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 87h | TRISC | PORTC Data | a Direction | n Register | | | | | | 1111 1111 | 1111 1111 |
| 13h | SSPBUF | Synchronou | s Serial P | ort Receiv | e Buffer/ | Transmit F | Register | | | xxxx xxxx | uuuu uuuu |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 0000 0000 | 0000 0000 |
| 85h | TRISA | _ | — | PORTA I | PORTA Data Direction Register | | | | 11 1111 | 11 1111 | |
| 94h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 0000 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note 1: Always maintain these bits clear.

| Register | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset | Wake-up via WDT or Inter- rupt |
|----------|------------------------------------|--------------------------|-----------------------------------|
| W | xxxx xxxx | uuuu uuuu | |
| INDF | N/A | N/A | N/A |
| TMR0 | XXXX XXXX | uuuu uuuu | սսսս սսսս |
| PCL | 0000h | 0000h | PC + 1 ⁽²⁾ |
| STATUS | 0001 1xxx | 000q quuu (3) | uuuq quuu (3) |
| FSR | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA | 0x 0000 | Ou 0000 | uu uuuu |
| PORTB | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| PORTC | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| PCLATH | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0000 000x | 0000 000u | uuuu uuuu(1) |
| PIR1 | -0 0000 | -0 0000 | -u uuuu(1) |
| TMR1L | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| TMR1H | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| T1CON | 00 0000 | uu uuuu | uu uuuu |
| TMR2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| T2CON | -000 0000 | -000 0000 | -uuu uuuu |
| SSPBUF | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| SSPCON | 0000 0000 | 0000 0000 | uuuu uuuu |
| CCPR1L | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| CCPR1H | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| CCP1CON | 00 0000 | 00 0000 | uu uuuu |
| ADRES | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| ADCON0 | 0000 00-0 | 0000 00-0 | uuuu uu-u |
| OPTION | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA | 11 1111 | 11 1111 | uu uuuu |
| TRISB | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISC | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIE1 | -0 0000 | -0 0000 | -u uuuu |
| PCON | Ou | uu | uu |
| PR2 | 1111 1111 | 1111 1111 | 1111 1111 |
| SSPADD | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPSTAT | 00 0000 | 00 0000 | uu uuuu |
| ADCON1 | 000 | 000 | uuu |

TABLE 10-6INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 10-5 for reset value for specific condition.



FIGURE 10-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)

FIGURE 10-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



FIGURE 10-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



10.12 Watchdog Timer (WDT)

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTE (Section 10.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.



FIGURE 10-13: SUMMARY OF WATCHDOG TIMER REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|--------------|-------|----------------------|-------|-------|----------------------|-------|-------|-------|
| 2007h | Config. bits | (1) | BODEN ⁽¹⁾ | CP1 | CP0 | PWRTE ⁽¹⁾ | WDTE | FOSC1 | FOSC0 |
| 81h,181h | OPTION | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 |

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 10-1 for operation of these bits.

12.0 DEVELOPMENT SUPPORT

12.1 <u>Development Tools</u>

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®]/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)

A description of each development tool is available in the Midrange Reference Manual, DS33023.

12.2 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.





| Parameter No. | Sym | Characte | Min | Typ† | Max | Units | Conditions | |
|------------------|----------|--|---------------------|------------|-----|-------------|------------|--------|
| 10* | TosH2ckL | OSC1↑ to CLKOUT↓ | | _ | 75 | 200 | ns | Note 1 |
| 11* | TosH2ckH | OSC1↑ to CLKOUT↑ | | _ | 75 | 200 | ns | Note 1 |
| 12* | TckR | CLKOUT rise time | | _ | 35 | 100 | ns | Note 1 |
| 13* | TckF | CLKOUT fall time | | _ | 35 | 100 | ns | Note 1 |
| 14* | TckL2ioV | CLKOUT \downarrow to Port out val | id | _ | | 0.5TCY + 20 | ns | Note 1 |
| 15* | TioV2ckH | Port in valid before CLKO | UT ↑ | Tosc + 200 | | — | ns | Note 1 |
| 16* | TckH2iol | Port in hold after CLKOUT ↑ | | 0 | _ | — | ns | Note 1 |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid | | _ | 50 | 150 | ns | |
| 18* | TosH2iol | OSC1↑ (Q2 cycle) to | PIC16C72/CR72 | 100 | _ | — | ns | |
| | | Port input invalid (I/O in hold time) | PIC16LC72/LCR72 | 200 | — | _ | ns | |
| 19* | TioV2osH | Port input valid to OSC11 | (I/O in setup time) | 0 | | — | ns | |
| 20* | TioR | Port output rise time | PIC16C72/CR72 | _ | 10 | 40 | ns | |
| | | | PIC16LC72/LCR72 | _ | | 80 | ns | |
| 21* | TioF | Port output fall time | PIC16C72/CR72 | _ | 10 | 40 | ns | |
| | | | PIC16LC72/LCR72 | _ | | 80 | ns | |
| 22††* | Tinp | INT pin high or low time | | Тсү | | _ | ns | |
| 23††* | Trbp | RB7:RB4 change INT hig | h or low time | Тсү | | _ | ns | |

| TABLE 13-4 | CLKOUT AND I/O TIMING REQUIREMENTS |
|------------|------------------------------------|
| | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

TABLE 13-12 A/D CONVERTER CHARACTERISTICS:

PIC16C72/CR72-04 (Commercial, Industrial, Extended) PIC16C72/CR72-10 (Commercial, Industrial, Extended) PIC16C72/CR72-20 (Commercial, Industrial, Extended) PIC16LC72/LCR72-04 (Commercial, Industrial)

| Param No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions | |
|--------------|--------------------------------------|---|-----------------|-----------|------------|------------|--|--|--|
| A01 | NR | Resolution | | _ | _ | 8 bits | bit | $\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$ | |
| A02 | EABS | Total Absolute er | ror | _ | | < ± 1 | LSb | $\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$ | |
| A03 | EIL | Integral linearity | error | — | _ | < ± 1 | LSb | $\begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$ | |
| A04 | Edl | Differential linearity error | | _ | _ | < ± 1 | LSb | $\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$ | |
| A05 | EFS | Full scale error | | _ | Ι | < ± 1 | LSb | $\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$ | |
| A06 | EOFF | Offset error | | _ | | < ± 1 | LSb | $\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$ | |
| A10 | — | Monotonicity | Monotonicity | | guaranteed | _ | | $VSS \leq VAIN \leq VREF$ | |
| A20 | VREF | Reference voltage | | 2.5V | _ | VDD + 0.3 | V | | |
| A25 | Vain | Analog input voltage | | Vss - 0.3 | _ | VREF + 0.3 | V | | |
| A30 | Zain | Recommended impedance of analog voltage source | | _ | | 10.0 | kΩ | | |
| A40 | IAD | A/D conversion | PIC16C72/CR72 | — | 180 | _ | μA | Average current con- | |
| | | current (VDD) | PIC16LC72/LCR72 | — | 90 | _ | μ A | sumption when A/D is on. (Note 1) | |
| A50 | A50 IREF VREF input current (Note 2) | | 10 | | 1000 | μA | During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 9.1. | | |
| | | | — | _ | 10 | μA | During A/D Conversion cycle | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current.

The power-down current spec includes any such leakage from the A/D module.

Note 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

FIGURE 14-8: TYPICAL IPD vs. VDD BROWN-OUT DETECT ENABLED (RC MODE)







FIGURE 14-10: TYPICAL IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, RC MODE)



FIGURE 14-11: MAXIMUM IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, 85°C TO -40°C, RC MODE)





FIGURE 14-23: TYPICAL XTAL STARTUP TIME vs. Vdd (HS MODE, 25°C)



FIGURE 14-24: TYPICAL XTAL STARTUP TIME vs. Vdd (XT MODE, 25°C)



| TABLE 14-2 | CAPACITOR SELECTION FOR | | | | |
|------------|-------------------------|--|--|--|--|
| | CRYSTAL OSCILLATORS | | | | |

| Osc Type | Crystal Freq | Cap. Range C1 | Cap. Range C2 | |
|------------------|-----------------|------------------|------------------|--|
| LP | 32 kHz | 33 pF | 33 pF | |
| | 200 kHz | 15 pF | 15 pF | |
| XT | 200 kHz | 47-68 pF | 47-68 pF | |
| | 1 MHz | 15 pF | 15 pF | |
| | 4 MHz | 15 pF | 15 pF | |
| HS | 4 MHz | 15 pF | 15 pF | |
| | 8 MHz | 15-33 pF | 15-33 pF | |
| | 20 MHz | 15-33 pF | 15-33 pF | |
| | | | | |
| Crystals Used | | | | |

| Used | | |
|---------|------------------------|----------|
| 32 kHz | Epson C-001R32.768K-A | ± 20 PPM |
| 200 kHz | STD XTL 200.000KHz | ± 20 PPM |
| 1 MHz | ECS ECS-10-13-1 | ± 50 PPM |
| 4 MHz | ECS ECS-40-20-1 | ± 50 PPM |
| 8 MHz | EPSON CA-301 8.000M-C | ± 30 PPM |
| 20 MHz | EPSON CA-301 20.000M-C | ± 30 PPM |

16.5 <u>28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)</u>

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | INCHES | | | MILLIMETERS* | | |
|-------------------------|----------------|--------|-------|-------|--------------|-------|-------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| Pitch | р | | 0.026 | | | 0.65 | |
| Number of Pins | n | | 28 | | | 28 | |
| Overall Pack. Height | А | 0.068 | 0.073 | 0.078 | 1.73 | 1.86 | 1.99 |
| Shoulder Height | A1 | 0.026 | 0.036 | 0.046 | 0.66 | 0.91 | 1.17 |
| Standoff | A2 | 0.002 | 0.005 | 0.008 | 0.05 | 0.13 | 0.21 |
| Molded Package Length | D [‡] | 0.396 | 0.402 | 0.407 | 10.07 | 10.20 | 10.33 |
| Molded Package Width | E‡ | 0.205 | 0.208 | 0.212 | 5.20 | 5.29 | 5.38 |
| Outside Dimension | E1 | 0.301 | 0.306 | 0.311 | 7.65 | 7.78 | 7.90 |
| Shoulder Radius | R1 | 0.005 | 0.005 | 0.010 | 0.13 | 0.13 | 0.25 |
| Gull Wing Radius | R2 | 0.005 | 0.005 | 0.010 | 0.13 | 0.13 | 0.25 |
| Foot Length | L | 0.015 | 0.020 | 0.025 | 0.38 | 0.51 | 0.64 |
| Foot Angle | φ | 0 | 4 | 8 | 0 | 4 | 8 |
| Radius Centerline | L1 | 0.000 | 0.005 | 0.010 | 0.00 | 0.13 | 0.25 |
| Lead Thickness | с | 0.005 | 0.007 | 0.009 | 0.13 | 0.18 | 0.22 |
| Lower Lead Width | B [†] | 0.010 | 0.012 | 0.015 | 0.25 | 0.32 | 0.38 |
| Mold Draft Angle Top | α | 0 | 5 | 10 | 0 | 5 | 10 |
| Mold Draft Angle Bottom | β | 0 | 5 | 10 | 0 | 5 | 10 |

Controlling Parameter.

 Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."