



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| D-4-11- | |
|----------------------------|---|
| Details | |
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | I ² C, SPI |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 6V |
| Data Converters | A/D 5x8b |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc72-04-ss |

Table of Contents

| 1.0 | Device Overview | |
|-------|---|-----|
| 2.0 | Memory Organization | 5 |
| 3.0 | I/O Ports | |
| 4.0 | Timer0 Module | 25 |
| 5.0 | Timer1 Module | 27 |
| 6.0 | Timer2 Module | 31 |
| 7.0 | Capture/Compare/PWM (CCP) Module | 33 |
| 8.0 | Synchronous Serial Port (SSP) Module | 39 |
| 9.0 | Analog-to-Digital Converter (A/D) Module | 53 |
| 10.0 | Special Features of the CPU | 59 |
| 11.0 | Instruction Set Summary | 73 |
| 12.0 | Development Support | 75 |
| 13.0 | Electrical Characteristics - PIC16C72 Series | 77 |
| 14.0 | DC and AC Characteristics Graphs and Tables - PIC16C72 | 97 |
| 15.0 | DC and AC Characteristics Graphs and Tables - PIC16CR72 | 107 |
| 16.0 | Packaging Information | 109 |
| Appe | ndix A: What's New in this Data Sheet | |
| Appe | ndix B: What's Changed in this Data Sheet | 115 |
| Appe | ndix C: Device Differences | 115 |
| Index | | 117 |
| On-L | ine Support | 121 |
| Read | er Response | 122 |
| PIC1 | 6C72 Series Product Identification System | 125 |
| Sales | and Support | 125 |

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.


| Key Reference Manual Features | PIC16C72 | PIC16CR72 |
|---------------------------------------|------------------------|------------------------|
| Operating Frequency | DC - 20MHz | DC - 20MHz |
| Resets | POR, PWRT, OST, BOR | POR, PWRT, OST, BOR |
| Program Memory - (14-bit words) | 2K (EPROM) | 2K (ROM) |
| Data Memory - RAM (8-bit bytes) | 128 | 128 |
| Interrupts | 8 | 8 |
| I/O Ports | PortA, PortB, PortC | PortA, PortB, PortC |
| Timers | Timer0, Timer1, Timer2 | Timer0, Timer1, Timer2 |
| Capture/Compare/PWM Modules | 1 | 1 |
| Serial Communications | Basic SSP | SSP |
| 8-Bit A/D Converter | 5 channels | 5 channels |
| Instruction Set (No. of Instructions) | 35 | 35 |

2.2.2.6 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

FIGURE 2-8: PCON REGISTER (ADDRESS 8Eh)



Note:

2.5 <u>Indirect Addressing, INDF and FSR</u> Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- · Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

```
movlw
                0x20 ;initialize pointer
         movwf
                FSR
                      ; to RAM
NEXT
                INDF ; clear INDF register
         clrf
                      ;inc pointer
          incf
                FSR
         btfss FSR,4 ;all done?
          goto
                NEXT ; NO, clear next
CONTINUE
                       ;YES, continue
```

FIGURE 2-11: DIRECT/INDIRECT ADDRESSING




TABLE 3-1 PORTA FUNCTIONS

| Name | Bit# | Buffer | Function |
|--------------|------|--------|--|
| RA0/AN0 | bit0 | TTL | Input/output or analog input |
| RA1/AN1 | bit1 | TTL | Input/output or analog input |
| RA2/AN2 | bit2 | TTL | Input/output or analog input |
| RA3/AN3/VREF | bit3 | TTL | Input/output or analog input or VREF |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for Timer0 Output is open drain type |
| RA5/SS/AN4 | bit5 | TTL | Input/output or slave select input for synchronous serial port or analog input |

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|--------|-------|-------|-----------|-------------|---------|---------|-------|-------|--------------------------|---------------------------|
| 05h | PORTA | _ | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 0x 0000 | 0u 0000 |
| 85h | TRISA | _ | _ | PORTA Dat | a Direction | 11 1111 | 11 1111 | | | | |
| 9Fh | ADCON1 | _ | _ | _ | _ | _ | PCFG2 | PCFG1 | PCFG0 | 000 | 000 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.


8.4 SSP I²C Operation

The SSP module in I²C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 8-7: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I^2C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware controlled master operation, slave is idle

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

Additional information on SSP I²C operation may be found in the PIC[®] Mid-Range MCU Reference Manual, DS33023.

8.4.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 8-3 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I²C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.


8.4.1.3 TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 8-9).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 8-9: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



9.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the PIC16C72/R72.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

Additional information on the A/D module is available in the PIC^{\circledcirc} Mid-Range MCU Reference Manual, DS33023.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The ADCON0 register, shown in Figure 9-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 9-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

FIGURE 9-1: ADCONO REGISTER (ADDRESS 1Fh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | | | | | | |
|----------|--|------------|------------|------------|--------------|-------------|-----------|--|--|--|--|--|--|
| ADCS1 | ADCS0 | CHS2 | CHS1 | CHS0 | GO/DONE | <u> </u> | ADON | R = Readable bit | | | | | |
| bit7 | ABCCC | 01102 | 01101 | CHOC | GO/DONE | | bit0 | W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset | | | | | |
| bit 7-6: | -6: ADCS1:ADCS0: A/D Conversion Clock Select bits 00 = Fosc/2 01 = Fosc/8 10 = Fosc/32 11 = FRC (clock derived from an internal RC oscillator) | | | | | | | | | | | | |
| bit 5-3: | -3: CHS2:CHS0: Analog Channel Select bits 000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 4, (RA5/AN4) | | | | | | | | | | | | |
| bit 2: | GO/DONE | E: A/D Co | nversion S | Status bit | | | | | | | | | |
| | If ADON = 1 1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete) | | | | | | | | | | | | |
| bit 1: | Unimpler | mented: F | Read as '0 | | | | | | | | | | |
| bit 0: | ADON : A/D co 0 = A/D co | onverter r | | | l consumes n | o operatinç | g current | | | | | | |

FIGURE 10-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 11-2 PIC16CXXX INSTRUCTION SET

| Mnemo | | Description | Cycles | | 14-Bit | Opcode | 9 | Status | Notes |
|--------|------|------------------------------|---------|--------|--------|--------|------|----------|-------|
| Operan | ıds | | | MSb | | | LSb | Affected | |
| | | BYTE-ORIENTED FILE REGIS | TER OPE | RATIC | NS | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 0.0 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 0.0 | 0001 | 0xxx | xxxx | Z | |
| COMF | f, d | Complement f | 1 | 0.0 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 0.0 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 0.0 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | ì | 0.0 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 0.0 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 0.0 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 0.0 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 0.0 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 0.0 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 0.0 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 0.0 | 1110 | dfff | ffff | , , | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| | | BIT-ORIENTED FILE REGIST | ER OPER | RATION | IS | | | • | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| | | LITERAL AND CONTROL | OPERAT | IONS | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Ζ | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 0.0 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 0.0 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 0.0 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 0.0 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | | kkkk | | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

12.0 DEVELOPMENT SUPPORT

12.1 <u>Development Tools</u>

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®]/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC™ Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH[®]–MP)

A description of each development tool is available in the Midrange Reference Manual, DS33023.

12.2 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I2C bus and separate headers for connection to an LCD module and a keypad.

NOTES:

13.2 DC Characteristics: PIC16LC72/LCR72-04 (Commercial, Industrial)

| DO 0114 | DAGTERICTIOS | Standard | | 0 | ` | | | , | | | |
|---------|---|-----------|---------|--------|-----|------|-------------------|-----|-------|--|--|
| DC CHA | RACTERISTICS | Operating | g tempe | rature | | | 85°C for 70°C for | | | | |
| Param | a | PIC16C72 | | | 2 | Р | IC16CR7 | 72 | | | |
| No. | Characteristic | Sym | Min | Typ† | Max | Min | Typ† | Max | Units | Conditions | |
| D001 | Supply Voltage | VDD | 2.5 | - | 6.0 | 2.5 | - | 5.5 | V | LP, XT, RC (DC - 4 MHz) | |
| D002* | RAM Data Retention Voltage (Note 1) | VDR | - | 1.5 | - | - | 1.5 | - | V | | |
| D003 | VDD start voltage to ensure internal Power- on Reset signal | VPOR | - | Vss | - | - | Vss | - | V | See section on Power- on Reset for details | |
| D004* | VDD rise rate to ensure internal Power-on Reset signal | SVDD | 0.05 | - | - | 0.05 | - | - | V/ms | See section on Power- on Reset for details | |
| D005 | Brown-out Reset Voltage | Bvdd | 3.7 | 4.0 | 4.3 | 3.7 | 4.0 | 4.3 | V | BODEN bit in configura- tion word enabled | |
| D010 | Supply Current (Note 2,5) | IDD | - | 2.0 | 3.8 | - | 2.0 | 3.8 | mA | XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4) | |
| D010A | | | - | 22.5 | 48 | - | 22.5 | 48 | μΑ | LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled | |
| D015* | Brown-out Reset Current (Note 6) | ∆lbor | - | 350 | 425 | - | 350 | 425 | μΑ | BOR enabled VDD = 5.0V | |
| D020 | Power-down Current (Note 3,5) | IPD | - | 7.5 | 30 | - | 7.5 | 30 | μΑ | VDD = 3.0V, WDT enabled, -40°C to +85°C | |
| D021 | | | - | 0.9 | 5 | - | 0.9 | 5 | μΑ | VDD = 3.0V, WDT disabled, 0°C to +70°C | |
| D021A | | | - | 0.9 | 5 | - | 0.9 | 5 | μΑ | VDD = 3.0V, WDT disabled, -40°C to +85°C | |
| D023* | Brown-out Reset Current (Note 6) | Δlbor | - | 350 | 425 | - | 350 | 425 | μА | BOR enabled VDD = 5.0V | |

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
- Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- **Note 3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- Note 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- Note 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- Note 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

13.3 DC Characteristics: PIC16C72/CR72-04

DC CHARACTERISTICS

PIC16C72/CR72-04 (Commercial, Industrial, Extended) PIC16C72/CR72-10 (Commercial, Industrial, Extended) PIC16C72/CR72-20 (Commercial, Industrial, Extended)

PIC16LC72/LCR72-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended,

-40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial

Operating voltage VDD range as described in DC spec Section 13.1 and

Section 13.2.

| Param No. | Characteristic | Sym | Min | Тур† | Max | Units | Conditions |
|--------------|------------------------------------|-------|----------|------|---------|-------|--|
| 140. | Input Low Voltage | | | | | | |
| | I/O ports | VIL | | | | | |
| D030 | with TTL buffer | VIL | Vss | _ | 0.15Vpp | V | For entire VDD range |
| D030A | With 112 Bullet | | Vss | _ | 0.10VBB | V | 4.5 ≤ VDD ≤ 5.5V |
| D031 | with Schmitt Trigger buffer | | Vss | _ | 0.2Vpp | V | 1.0 2 100 2 0.01 |
| D032 | MCLR, OSC1 (in RC mode) | | Vss | _ | 0.2Vpp | V | |
| D033 | OSC1 (in XT, HS and LP) | | Vss | _ | 0.3VDD | V | Note1 |
| | Input High Voltage | | | | 0.0 | | |
| | I/O ports | VIH | | _ | | | |
| D040 | with TTL buffer | | 2.0 | _ | VDD | V | 4.5 ≤ VDD ≤ 5.5V |
| D040A | | | 0.25VDD+ | - | VDD | V | For entire VDD range |
| | | | 0.8V | | | | |
| | | | | | | | |
| D041 | with Schmitt Trigger buffer | | 0.8VDD | - | VDD | V | For entire VDD range |
| D042 | MCLR | | 0.8VDD | - | VDD | V | |
| D042A | OSC1 (XT, HS and LP) | | 0.7VDD | - | Vdd | V | Note1 |
| D043 | OSC1 (in RC mode) | | 0.9VDD | - | VDD | V | |
| D070 | PORTB weak pull-up current | IPURB | 50 | 250 | †400 | μΑ | VDD = 5V, VPIN = VSS |
| | Input Leakage Current (Notes 2, 3) | | | | | | |
| D060 | I/O ports | lı∟ | - | - | ±1 | μΑ | Vss ≤ VPIN ≤ VDD, Pin at hi- impedance |
| D061 | MCLR, RA4/T0CKI | | - | - | ±5 | μΑ | Vss ≤ VPIN ≤ VDD |
| D063 | OSC1 | | - | - | ±5 | μΑ | Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration |
| | Output Low Voltage | | | | | | |
| D080 | I/O ports | VOL | - | - | 0.6 | V | IOL = 8.5 mA , VDD = 4.5V , -40°C to $+85^{\circ}\text{C}$ |
| D080A | | | - | - | 0.6 | V | IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C |
| D083 | OSC2/CLKOUT (RC osc config) | | - | - | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C |
| D083A | | | - | - | 0.6 | V | IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C |

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

Note 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 3: Negative current is defined as current sourced by the pin.

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C$ \leq Ta \leq +125 $^{\circ}C$ for extended, $-40^{\circ}C$ \leq Ta \leq +85 $^{\circ}C$ for industrial and

 0° C \leq TA \leq +70°C for commercial

Operating voltage VDD range as described in DC spec Section 13.1 and

Section 13.2.

| Param No. | Characteristic | Sym | Min | Тур† | Max | Units | Conditions |
|--------------|---|-------|-----------|------|-----|-------|---|
| | Output High Voltage | | | | | | |
| D090 | I/O ports (Note 3) | Vон | VDD - 0.7 | - | - | V | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C |
| D090A | | | VDD - 0.7 | - | - | V | IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C |
| D092 | OSC2/CLKOUT (RC osc config) | | VDD - 0.7 | - | - | V | IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C |
| D092A | | | VDD - 0.7 | - | - | V | IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C |
| D150* | Open-Drain High Voltage | Vod | - | - | 14 | V | RA4 pin, PIC16 C 72/ LC 72 |
| | | | - | - | TBD | V | RA4 pin, PIC16 CR 72/ LCR 72 |
| | Capacitive Loading Specs on Output Pins | | | | | | |
| D100 | OSC2 pin | COSC2 | - | - | 15 | рF | In XT, HS and LP modes when external clock is used to drive OSC1. |
| D101 | All I/O pins and OSC2 (in RC mode) | Cıo | - | - | 50 | pF | |
| D102 | SCL, SDA in I ² C mode | Cb | - | - | 400 | pF | |

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

Note 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 3: Negative current is defined as current sourced by the pin.

TABLE 13-12 A/D CONVERTER CHARACTERISTICS:

PIC16C72/CR72-04 (Commercial, Industrial, Extended) PIC16C72/CR72-10 (Commercial, Industrial, Extended) PIC16C72/CR72-20 (Commercial, Industrial, Extended) PIC16LC72/LCR72-04 (Commercial, Industrial)

| Param No. | Sym | Char | acteristic | Min | Тур† | Max | Units | Conditions |
|--------------|------|----------------------------------|-----------------------------------|-----------|------------|------------|-------|---|
| A01 | NR | Resolution | | _ | | 8 bits | bit | VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$ |
| A02 | EABS | Total Absolute er | ror | _ | _ | < ± 1 | LSb | $VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$ |
| A03 | EIL | Integral linearity | error | _ | _ | < ± 1 | LSb | $VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$ |
| A04 | EDL | Differential linear | ity error | _ | _ | < ± 1 | LSb | $VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$ |
| A05 | EFS | Full scale error | | _ | _ | < ± 1 | LSb | $VREF = VDD = 5.12V$, $VSS \le VAIN \le VREF$ |
| A06 | Eoff | Offset error | | _ | _ | < ± 1 | LSb | VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$ |
| A10 | | Monotonicity | | _ | guaranteed | _ | _ | $Vss \leq Vain \leq Vref$ |
| A20 | VREF | Reference voltag | е | 2.5V | | VDD + 0.3 | V | |
| A25 | Vain | Analog input volt | age | Vss - 0.3 | _ | VREF + 0.3 | V | |
| A30 | ZAIN | Recommended in analog voltage so | • | _ | _ | 10.0 | kΩ | |
| A40 | lad | A/D conversion | PIC16 C 72/ CR 72 | _ | 180 | _ | μΑ | Average current con- |
| | | current (VDD) | PIC16 LC 72/ LCR 72 | _ | 90 | | μΑ | sumption when A/D is on. (Note 1) |
| A50 | IREF | VREF input currer | nt (Note 2) | 10 | _ | 1000 | μА | During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 9.1. |
| | | | | _ | _ | 10 | μΑ | During A/D Conversion cycle |

^{*} These parameters are characterized but not tested.

The power-down current spec includes any such leakage from the A/D module.


[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current.

Note 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

16.2 28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil)(JW)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | | INCHES* | | М | ILLIMETER | S |
|------------------------------|----|-------|---------|-------|-------|-----------|-------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| PCB Row Spacing | | | 0.300 | | | 7.62 | |
| Number of Pins | n | | 28 | | | 28 | |
| Pitch | р | 0.098 | 0.100 | 0.102 | 2.49 | 2.54 | 2.59 |
| Lower Lead Width | В | 0.016 | 0.019 | 0.021 | 0.41 | 0.47 | 0.53 |
| Upper Lead Width | B1 | 0.050 | 0.058 | 0.065 | 1.27 | 1.46 | 1.65 |
| Shoulder Radius | R | 0.010 | 0.013 | 0.015 | 0.25 | 0.32 | 0.38 |
| Lead Thickness | С | 0.008 | 0.010 | 0.012 | 0.20 | 0.25 | 0.30 |
| Top to Seating Plane | Α | 0.170 | 0.183 | 0.195 | 4.32 | 4.64 | 4.95 |
| Top of Lead to Seating Plane | A1 | 0.107 | 0.125 | 0.143 | 2.72 | 3.18 | 3.63 |
| Base to Seating Plane | A2 | 0.015 | 0.023 | 0.030 | 0.00 | 0.57 | 0.76 |
| Tip to Seating Plane | L | 0.135 | 0.140 | 0.145 | 3.43 | 3.56 | 3.68 |
| Package Length | D | 1.430 | 1.458 | 1.485 | 36.32 | 37.02 | 37.72 |
| Package Width | E | 0.285 | 0.290 | 0.295 | 7.24 | 7.37 | 7.49 |
| Radius to Radius Width | E1 | 0.255 | 0.270 | 0.285 | 6.48 | 6.86 | 7.24 |
| Overall Row Spacing | еВ | 0.345 | 0.385 | 0.425 | 8.76 | 9.78 | 10.80 |
| Window Width | W1 | 0.130 | 0.140 | 0.150 | 0.13 | 0.14 | 0.15 |
| Window Length | W2 | 0.290 | 0.300 | 0.310 | 0.29 | 0.3 | 0.31 |

^{*} Controlling Parameter.

| Block Diagram | 47 | PCFG0 bit | 54 |
|---|--------|---------------------------------------|--------|
| I ² C Operation | | PCFG1 bit | |
| Master Mode | | PCFG2 bit | |
| Mode | | PCL Register | |
| Mode Selection | | PCLATH | |
| | | | |
| Multi-Master Mode | | PCLATH Register | |
| Reception | | PCON Register | |
| Reception Timing Diagram | | PD bit | , |
| SCL and SDA pins | | PICDEM-1 Low-Cost PIC16/17 Demo Board | |
| Slave Mode | 47 | PICDEM-2 Low-Cost PIC16CXX Demo Board | |
| Transmission | 50 | PICMASTER™ RT In-Circuit Emulator | 75 |
| In-Circuit Serial Programming | 59, 72 | PICSTART™ Low-Cost Development System | 75 |
| INDF Register | 8, 17 | PIE1 Register | 12 |
| Indirect Addressing | | Pin Functions | |
| Initialization Condition for all Register | | MCLR/Vpp | |
| Instruction Format | | OSC1/CLKIN | |
| Instruction Set | | OSC2/CLKOUT | |
| | 70 | | |
| Section | | RAO/ANO | |
| Summary Table | | RA1/AN1 | |
| INT Interrupt | | RA2/AN2 | |
| INTCON Register | | RA3/AN3/Vref | |
| INTEDG bit | , | RA4/T0CKI | |
| Internal Sampling Switch (Rss) Impedance | 56 | RA5/AN4/SS | |
| Interrupts | 59 | RB0/INT | 4 |
| PortB Change | 68 | RB1 | 2 |
| RB7:RB4 Port Change | 21 | RB2 | 4 |
| Section | 68 | RB3 | |
| TMR0 | | RB4 | |
| IRP bit | | RB5 | |
| | | RB6 | |
| L | | RB7 | |
| Loading of PC | 15 | RC0/T1OSO/T1CKI | |
| Loading of Fo | 10 | | |
| M | | RC1/T1OSI | |
| MCLR | 61 64 | RC2/CCP1 | |
| | 01, 04 | RC3/SCK/SCL | |
| Memory | • | RC4/SDI/SDA | |
| Data Memory | | RC5/SDO | 4 |
| Program Memory | 5 | RC6 | 2 |
| Program Memory Maps | | RC7 | 4 |
| PIC16C72 | 5 | SCK | 42–?? |
| PIC16CR72 | 5 | SDI | 42–?? |
| Register File Maps | | SDO | 42–?? |
| PIC16C72 | 6 | SS | |
| PIC16CR72 | 6 | Vdd | |
| MPASM Assembler | | | |
| MPSIM Software Simulator | | Vss | |
| THE CHILL CONTROL CHILDREN | | Pinout Descriptions | |
| 0 | | PIC16C72 | |
| OPCODE | 73 | PIC16CR72 | |
| | | PIR1 Register | |
| OPTION Register | | POR | |
| OSC selection | 59 | Oscillator Start-up Timer (OST) | 59, 63 |
| Oscillator | | Power Control Register (PCON) | 64 |
| HS | 60, 64 | Power-on Reset (POR) | 59, 65 |
| LP | 60, 64 | Power-up Timer (PWRT) | |
| RC | 60 | Power-Up-Timer (PWRT) | |
| XT | 60, 64 | Time-out Sequence | |
| Oscillator Configurations | 60 | TO | |
| Output of TMR2 | | POR bit | |
| | | | , - |
| P | | Port RB Interrupt | |
| P | 40 43 | PORTA | |
| Packaging | +0, +0 | PORTA Register | |
| 3 3 | 110 | PORTB | 65 |
| 28-Lead Ceramic w/Window | | PORTB Register | 7, 21 |
| 28-Lead PDIP | | PORTC | 65 |
| 28-Lead SOIC | | PORTC Register | |
| 28-Lead SSOP | | Power-down Mode (SLEEP) | - |
| Paging, Program Memory | 16 | | |

| Timing Diagrams | |
|--|-------|
| A/D Conversion | 95 |
| Brown-out Reset | |
| Capture/Compare/PWM | 88 |
| CLKOUT and I/O | |
| External Clock Timing | |
| I ² C Bus Data | 93 |
| I ² C Bus Start/Stop bits | |
| I ² C Reception (7-bit Address) | |
| Power-up Timer | |
| Reset | |
| Start-up Timer | |
| Timer0 | |
| Timer1 | |
| Wake-up from Sleep via Interrupt | |
| Watchdog Timer | |
| TMR1CS bit TMR1H Register | |
| • | |
| TMR1IE bitTMR1IF bit | |
| TMR1L Register | _ |
| TMR1ON bit | |
| TMR2 Register | |
| TMR2IE bit | |
| TMR2IF bit | |
| TMR2ON bit | |
| TO bit | |
| TOUTPS0 bit | |
| TOUTPS1 bit | |
| TOUTPS2 bit | 32 |
| TOUTPS3 bit | 32 |
| TRISA Register | 3, 19 |
| TRISB Register | |
| TRISC Register | 3, 23 |
| U | |
| _ | |
| UA | |
| Update Address bit, UA40 |), 43 |
| W | |
| Wake-up from SLEEP | 71 |
| Watchdog Timer (WDT)59, 61, 64 | |
| WCOL4 | |
| WDT | |
| Block Diagram | |
| Timeout | |
| Write Collision Detect bit, WCOL4 | |
| Z | |
| - | |
| 7 hit | a |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1998-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769669

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.