# Intel - EP2A15F672C8 Datasheet





Welcome to <u>E-XFL.COM</u>

## Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	1664
Number of Logic Elements/Cells	16640
Total RAM Bits	425984
Number of I/O	492
Number of Gates	1900000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2a15f672c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Figure 1. APEX II Device Block Diagram



Table 4 lists the resources available in APEX II devices.

Table 4. APEX II Device Resources					
Device	MegaLAB Rows	MegaLAB Columns	ESBs		
EP2A15	26	4	104		
EP2A25	38	4	152		
EP2A40	40	4	160		
EP2A70	70	4	280		

APEX II devices provide eight dedicated clock input pins and four dedicated fast I/O pins that globally drive register control inputs, including clocks. These signals ensure efficient distribution of high-speed, low-skew control signals. The control signals use dedicated routing channels to provide short delays and low skew. The dedicated fast signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally-generated asynchronous control signal with high fan-out. The dedicated clock and fast I/O pins on APEX II devices can also feed logic. Dedicated clocks can also be used with the APEX II generalpurpose PLLs for clock management.



### Figure 3 shows the APEX II LAB.

Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. The LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs. If both the rising and falling edges of a clock are used in an LAB, both LAB-wide clock signals are used.

Each LE has two outputs that drive the local, MegaLAB, or FastTrack interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output. The APEX II architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

### Carry Chain

The carry chain provides a fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX II architecture to implement high-speed counters, adders, and comparators of arbitrary width. The Quartus II Compiler can create carry chain logic automatically during the design process, or the designer can create it manually during design entry. Parameterized functions such as DesignWare functions from Synopsys and library of parameterized modules (LPM) functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 10 LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next evennumbered LAB, or from an odd-numbered LAB to the next oddnumbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack interconnect routing structures.

### Cascade Chain

With the cascade chain, the APEX II architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via DeMorgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. The Quartus II Compiler can create cascade chain logic automatically during the design process, or the designer can create it manually during design entry.

Cascade chains longer than 10 LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

# Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chipwide reset is asserted.

In addition to the two clear and preset modes, APEX II devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

# FastTrack Interconnect

In the APEX II architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.



Figure 11. Driving the FastTrack Interconnect

APEX II devices feature FastRow<sup>TM</sup> lines for quickly routing input signals with high fan-out. Column I/O pins can drive the FastRow interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. The FastRow interconnect drives the four MegaLABs in the top row and the four MegaLABs in the bottom row of the device. The FastRow interconnect drives all local interconnects in the appropriate MegaLABs. Column pins using the FastRow interconnect achieve a faster set-up time, because the signal does not need to use a MegaLab interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect. Table 5 summarizes how elements of the APEX II architecture drive each other.

Table 5. AP	EX II Ro	uting Sch	neme						
Source	Destination								
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect
Row I/O pin					~	$\checkmark$	✓	$\checkmark$	
Column I/O pin								~	~
LE					✓	$\checkmark$	$\checkmark$	$\checkmark$	
ESB					<ul> <li>Image: A start of the start of</li></ul>	$\checkmark$	$\checkmark$	$\checkmark$	
Local interconnect	~	~	<b>&gt;</b>	~					
MegaLAB interconnect					~				
Row FastTrack interconnect						~		~	
Column FastTrack interconnect						✓			
FastRow interconnect					~				

# Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. 32 inputs from the adjacent local interconnect feed each ESB; therefore, the either MegaLAB or the adjacent LAB can drive the ESB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.



#### Figure 13. Product-Term Logic in ESB

#### Note ot Figure 13:

(1) PLL outputs cannot drive data input ports.

#### Macrocells

APEX II macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX II macrocell. CAM can generate outputs in three different modes: single-match mode, multiple-match mode, and fast multiple-match mode. In each mode, the ESB outputs the matched data's location as an encoded or unencoded address. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, each ESB port uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. Figures 21 and 22 show the encoded CAM outputs and unencoded CAM outputs, respectively.









#### Notes to Figures 22 and 23:

- (1) For an unencoded output, the ESB only supports 31 input data bits. One input bit is used by the select line to choose one of the two banks of 16 outputs.
- (2) If the select input is a 1, then CAM outputs odd words between 1 through 15. If the select input is a 0, CAM outputs even words between 0 through 14.

In single-match mode, it takes two clock cycles to write into CAM, but only one clock cycle to read from CAM. In this mode, both encoded and unencoded outputs are available without external logic. Single-match mode is better suited for designs without duplicate data in the memory.



Figure 25. APEX II IOE Structure

The IOEs are located around the periphery of the APEX II device. Each IOE drives a row, column, MegaLAB, or local interconnect when used as an input or bidirectional pin. A row IOE can drive a local, MegaLAB, row, and column interconnect; a column IOE can drive the FastTrack or column interconnect. Figure 26 shows how a row IOE connects to the interconnect.





The APEX II IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-logic array register transfers, or logic array-to-output IOE register transfers.

Table 9. Programmable Drive Strength					
I/O Standard	I <sub>OH</sub> /I <sub>OL</sub> Current Strength Setting				
LVTTL (3.3 V)	4 mA				
	12 mA				
	24 mA (default)				
LVTTL (2.5 V)	2 mA				
	16 mA (default)				
LVTTL (1.8 V)	2 mA				
	8mA (default)				
LVTTL (1.5 V)	2 mA (default)				
SSTL-3 class I and II	Minimum (default)				
SSTL-2 class I and II					
HSTL class I and II					
GTL+ (3.3 V)					
PCI					
PCI-X					

# **Open-Drain Output**

APEX II devices provide an optional open-drain (equivalent to an opencollector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and writeenable signals) that can be asserted by any of several devices.

# **Slew-Rate Control**

The output buffer for each APEX II device I/O pin has a programmable output slew rate control that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay to rising and falling edges. Each I/O pin has an individual slew rate control, allowing the designer to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges.

# IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX II devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX II devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam<sup>™</sup> Standard Test and Programming Language (STAPL) Files (**.jam**) or Jam Byte-Code Files (**.jbc**). Finally, APEX II devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX II devices support the JTAG instructions shown in Table 16.

Table 16. APEX II JTAG Instructions				
JTAG Instruction	Description			
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.			
EXTEST (1)	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.			
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.			
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.			
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.			
HIGHZ (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.			
CLAMP (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation while holding I/O pins to a state defined by the data in the boundary-scan register.			
ICR instructions	Used when configuring an APEX II device via the JTAG port with a MasterBlaster <sup>TM</sup> or ByteBlasterMV <sup>TM</sup> download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.			
SignalTap instructions	Monitors internal device operation with the SignalTap embedded logic analyzer.			

# Note to Table 16:

(1) Bus hold and weak pull-up features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.

The APEX II device instruction register length is 10 bits. The APEX II device USERCODE register length is 32 bits. Tables 17 and 18 show the boundary-scan register length and device IDCODE information for APEX II devices.

Table 17. APEX II JTAG Boundary-Scan Register Length				
Device	Boundary-Scan Register Length			
EP2A15	1,524			
EP2A25	1,884			
EP2A40	2,328			
EP2A70	3,228			

Table 18. 32-Bit APEX II Device IDCODE							
Device		IDCODE (32 Bits) (1)					
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	<b>1 (1 Bit)</b> (2)			
EP2A15	0000	1100 0100 0000 0000	000 0110 1110	1			
EP2A25	0000	1100 0110 0000 0000	000 0110 1110	1			
EP2A40	0000	1101 0000 0000 0000	000 0110 1110	1			
EP2A70	0000	1110 0000 0000 0000	000 0110 1110	1			

#### Notes to Tables 17 and 18:

(1) The most significant bit (MSB) is on the left.

(2) The IDCODE's least significant bit (LSB) is always 1.

Figure 36 shows the timing requirements for the JTAG signals.

Table 25. 2.5-V I/O SpecificationsNote (10)							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V <sub>CCIO</sub>	Output supply voltage		2.375	2.625	V		
V <sub>IH</sub>	High-level input voltage		1.7	4.1	V		
V <sub>IL</sub>	Low-level input voltage		-0.5	0.7	V		
lı	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μΑ		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -0.1 mA	2.1		V		
		$I_{OH} = -1 \text{ mA}$	2.0		V		
		$I_{OH} = -2$ to $-16$ mA	1.7		V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 0.1 mA		0.2	V		
		I <sub>OL</sub> = 1 mA		0.4	V		
		I <sub>OL</sub> = 2 to 16 mA		0.7	V		

Table 26. 1.8-V I/O Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V <sub>CCIO</sub>	Output supply voltage		1.65	1.95	V		
VIH	High-level input voltage		$0.65 \times V_{CCIO}$	4.1	V		
V <sub>IL</sub>	Low-level input voltage		-0.5	$0.35 \times V_{CCIO}$	V		
l <sub>l</sub>	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μA		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 to -8 mA (10)	$V_{CCIO} - 0.45$		V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 to 8 mA (10)		0.45	V		

Table 27. 1.5-V I/O Specifications						
Symbol	Parameter	Conditions	Minimum	Maximum	Units	
V <sub>CCIO</sub>	Output supply voltage		1.4	1.6	V	
VIH	High-level input voltage		$0.65  imes V_{CCIO}$	4.1	V	
V <sub>IL</sub>	Low-level input voltage		-0.5	$0.35 \times V_{CCIO}$	V	
l <sub>l</sub>	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μΑ	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA (10)	$0.75 \times V_{CCIO}$		V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA <i>(10)</i>		$0.25 \times V_{\text{CCIO}}$	V	

Table 31. SSTL-2 Class I Specifications						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	Output supply voltage		2.375	2.5	2.625	V
V <sub>TT</sub>	Termination voltage		$V_{REF} - 0.04$	$V_{REF}$	V <sub>REF</sub> + 0.04	V
V <sub>REF</sub>	Reference voltage		1.15	1.25	1.35	V
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.18		3.0	V
V <sub>IL</sub>	Low-level input voltage		-0.3		$V_{REF} - 0.18$	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -7.6 mA (10)	V <sub>TT</sub> + 0.57			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 7.6 mA (10)			V <sub>TT</sub> – 0.57	V

# Table 32. SSTL-2 Class II Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	Output supply voltage		2.3	2.5	2.7	V
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V
V <sub>REF</sub>	Reference voltage		1.15	1.25	1.35	V
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.18		$V_{CCIO} + 0.3$	V
V <sub>IL</sub>	Low-level input voltage		-0.3		$V_{REF} - 0.18$	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -15.2 mA (10)	V <sub>TT</sub> + 0.76			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 15.2 mA (10)			V <sub>TT</sub> – 0.76	V

Table 33. SSTL-3 Class I Specifications
---

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	Output supply voltage		3.0	3.3	3.6	V
V <sub>TT</sub>	Termination voltage		$V_{REF} - 0.05$	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V
V <sub>REF</sub>	Reference voltage		1.3	1.5	1.7	V
V <sub>IH</sub>	High-level input voltage		V <sub>REF</sub> + 0.2		$V_{CCIO} + 0.3$	V
V <sub>IL</sub>	Low-level input voltage		-0.3		V <sub>REF</sub> - 0.2	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8 mA (10)	V <sub>TT</sub> + 0.6			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8 mA (10)			V <sub>TT</sub> – 0.6	V

Figure 42 shows the timing model for bi-directional, input, and output IOE timing.



# Figure 42. Synchronous External TIming Model

#### Notes to Figure 42:

- The output enable register is in the IOE and is controlled by the "Fast Output Enable Register = ON" option in the Quartus II software.
- (2) The output register is in the IOE and is controlled by the "Fast Output Register = ON" option in the Quartus II software.
- (3) The input register is in the IOE and is controlled by the "Fast Input Register = ON" option in the Quartus II software.

Tables 47 through 50 show APEX II LE, ESB, and routing delays and minimum pulse-width timing parameters for the  $\rm f_{MAX}$  timing model.

Table 47. APEX II f <sub>MAX</sub> LE Timing Parameters							
Symbol	Parameter						
t <sub>SU</sub>	LE register setup time before clock						
t <sub>H</sub>	LE register hold time before clock						
t <sub>CO</sub>	LE register clock-to-output delay						
t <sub>LUT</sub>	LUT delay for data-in to data-out						

Tables 52 through 67 show the APEX II device  ${\rm f}_{\rm MAX}$  and functional timing parameters.

Table 52. EP2A15 f <sub>MAX</sub> LE Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit	
	Min	Мах	Min	Max	Min	Max		
t <sub>SU</sub>	0.25		0.29		0.33		ns	
t <sub>H</sub>	0.25		0.29		0.33		ns	
t <sub>CO</sub>		0.18		0.20		0.23	ns	
t <sub>LUT</sub>		0.53		0.61		0.70	ns	

Table 53. EP2A15 f <sub>MAX</sub> ESB Timing Parameters								
Symbol	mbol -7 Speed Grade		-8 Spee	d Grade	-9 Speed Grade		Unit	
	Min	Max	Min	Мах	Min	Max		
t <sub>ESBARC</sub>		1.28		1.47		1.69	ns	
t <sub>ESBSRC</sub>		2.49		2.86		3.29	ns	
t <sub>ESBAWC</sub>		2.20		2.53		2.91	ns	
t <sub>ESBSWC</sub>		3.02		3.47		3.99	ns	
t <sub>ESBWASU</sub>	- 0.55		- 0.64		- 0.73		ns	
t <sub>ESBWAH</sub>	0.15		0.18		0.20		ns	
t <sub>ESBWDSU</sub>	0.37		0.43		0.49		ns	
t <sub>ESBWDH</sub>	0.16		0.18		0.21		ns	
t <sub>ESBRASU</sub>	0.84		0.96		1.11		ns	
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns	
t <sub>ESBWESU</sub>	0.14		0.16		0.19		ns	
t <sub>ESBDATASU</sub>	- 0.02		- 0.03		- 0.03		ns	
t <sub>ESBWADDRSU</sub>	- 0.40		- 0.46		- 0.53		ns	
t <sub>ESBRADDRSU</sub>	- 0.38		- 0.44		- 0.51		ns	
t <sub>ESBDATAC01</sub>		1.30		1.50		1.72	ns	
t <sub>ESBDATACO2</sub>		1.84		2.12		2.44	ns	
t <sub>ESBDD</sub>		2.42		2.78		3.19	ns	
t <sub>PD</sub>		1.69		1.94		2.23	ns	
t <sub>PTERMSU</sub>	1.10		1.26		1.45		ns	
t <sub>PTERMCO</sub>		0.82		0.94		1.08	ns	

Table 61. EP2A40	f <sub>MAX</sub> ESB Timi	ing Paramete	rs				
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Мах	Min	Max	Min	Max	
t <sub>ESBARC</sub>		2.28		2.62		3.01	ns
t <sub>ESBSRC</sub>		2.23		2.56		2.95	ns
t <sub>ESBAWC</sub>		3.13		3.60		4.13	ns
t <sub>ESBSWC</sub>		2.76		3.18		3.65	ns
t <sub>ESBWASU</sub>	1.19		1.37		1.57		ns
t <sub>ESBWAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWDSU</sub>	1.44		1.66		1.91		ns
t <sub>ESBWDH</sub>	0.00		0.00		0.00		ns
t <sub>ESBRASU</sub>	1.88		2.17		2.49		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns
t <sub>ESBWESU</sub>	1.60		1.85		2.12		ns
t <sub>ESBDATASU</sub>	0.74		0.85		0.98		ns
t <sub>ESBWADDRSU</sub>	0.82		0.94		1.08		ns
t <sub>ESBRADDRSU</sub>	0.73		0.84		.97		ns
t <sub>ESBDATAC01</sub>		1.09		1.25		1.44	ns
t <sub>ESBDATACO2</sub>		1.73		1.99		2.29	ns
t <sub>ESBDD</sub>		3.26		3.75		4.32	ns
t <sub>PD</sub>		1.55		1.78		2.05	ns
t <sub>PTERMSU</sub>	0.99		1.13		1.30		ns
t <sub>PTERMCO</sub>		0.79		0.90		1.04	ns

Table 62. EP2A40 f <sub>MAX</sub> Routing Delays									
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	Unit			
	Min	Max	Min	Max	Min	Max			
t <sub>F1-4</sub>	0.17		0.19		0.22		ns		
t <sub>F5-20</sub>	1.12		1.28		1.48		ns		
t <sub>F20+</sub>	1.49		1.72		1.98		ns		

Table 71. EP2A25 External Timing Parameters for Column I/O Pins									
Symbol	-7 Speed Grade		-8 Spee	-8 Speed Grade		-9 Speed Grade			
	Min	Мах	Min	Max	Min	Max			
t <sub>INSU</sub>	2.27		2.45		2.64		ns		
t <sub>INH</sub>	0.00		0.00		0.00		ns		
t <sub>оитсо</sub>	2.00	4.57	2.00	4.89	2.00	5.24	ns		
t <sub>XZ</sub>		5.87		6.42		7.01	ns		
t <sub>ZX</sub>		5.87		6.42		7.01	ns		
tINSUPLL	1.23		1.35		1.47		ns		
t <sub>INHPLL</sub>	0.00		0.00		0.00		ns		
t <sub>OUTCOPLL</sub>	0.50	2.89	0.50	3.10	0.50	3.33	ns		
t <sub>XZPLL</sub>		4.18		4.62		5.09	ns		
t <sub>ZXPLL</sub>		4.18		4.62		5.09	ns		

Table 72. EP2A40 External Timing Parameters for Row I/O Pins										
Symbol	-7 Speed Grade		-8 Spe	ed Grade	-9 Spee	Unit				
	Min	Мах	Min	Мах	Min	Max				
t <sub>INSU</sub>	1.57		1.72		1.88		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
tоитсо	2.00	4.90	2.00	5.24	2.00	5.61	ns			
t <sub>xz</sub>		6.47		6.98		7.53	ns			
t <sub>ZX</sub>		6.47		6.98		7.53	ns			
t <sub>INSUPLL</sub>	1.15		1.26		1.38		ns			
t <sub>INHPLL</sub>	0.00		0.00		0.00		ns			
t <sub>OUTCOPLL</sub>	0.50	2.60	0.50	2.82	0.50	3.06	ns			
t <sub>XZPLL</sub>		4.17		4.56		4.97	ns			
t <sub>ZXPLL</sub>		4.17		4.56		4.97	ns			