# Intel - EP2A40F1020C8 Datasheet





Welcome to <u>E-XFL.COM</u>

# Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

Product Status	Obsolete
Number of LABs/CLBs	3840
Number of Logic Elements/Cells	38400
Total RAM Bits	655360
Number of I/O	735
Number of Gates	300000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA
Supplier Device Package	1020-FBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2a40f1020c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

After an APEX II device has been configured, it can be reconfigured incircuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

# Software

APEX II devices are supported by the Altera Quartus II development system: a single, integrated package that offers hardware description language (HDL) and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software includes the LogicLock incremental design feature. The LogicLock feature allows the designer to make pin and timing assignments, verify functionality and performance, and then set constraints to lock down the placement and performance of a specific block of logic using LogicLock constraints. Constraints set by the LogicLock function guarantee repeatable placement when implementing a block of logic in a current project or exporting the block to another project. The constraints set by the LogicLock feature can lock down logic to a fixed location in the device. The LogicLock feature can also lock the logic down to a floating location, and the Quartus II software determines the best relative placement of the block to meet design requirements. Adding additional logic to a project will not affect the performance of blocks locked down with LogicLock constraints.

The Quartus II software provides NativeLink interfaces to other industrystandard PC- and UNIX workstation-based EDA tools. For example, designers can open the Quartus II software from within third-party design tools. The Quartus II software also contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX II devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX II architecture.

Functional<br/>DescriptionAPEX II devices incorporate LUT-based logic, product-term-based logic,<br/>memory, and high-speed I/O standards into one device. Signal<br/>interconnections within APEX II devices (as well as to and from device<br/>pins) are provided by the FastTrack interconnect—a series of fast,<br/>continuous row and column channels that run the entire length and width<br/>of the device.

# Figure 1. APEX II Device Block Diagram



Table 4 lists the resources available in APEX II devices.

Table 4. APEX II Device Resources					
Device	MegaLAB Rows	MegaLAB Columns	ESBs		
EP2A15	26	4	104		
EP2A25	38	4	152		
EP2A40	40	4	160		
EP2A70	70	4	280		

APEX II devices provide eight dedicated clock input pins and four dedicated fast I/O pins that globally drive register control inputs, including clocks. These signals ensure efficient distribution of high-speed, low-skew control signals. The control signals use dedicated routing channels to provide short delays and low skew. The dedicated fast signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally-generated asynchronous control signal with high fan-out. The dedicated clock and fast I/O pins on APEX II devices can also feed logic. Dedicated clocks can also be used with the APEX II generalpurpose PLLs for clock management.

### Cascade Chain

With the cascade chain, the APEX II architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via DeMorgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. The Quartus II Compiler can create cascade chain logic automatically during the design process, or the designer can create it manually during design entry.

Cascade chains longer than 10 LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a four-input LUT. The Quartus II Compiler automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. LEs in normal mode support packed registers.

## Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a three-input function; the other generates a carry output. As shown in Figure 8, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

The Quartus II software implements parameterized functions that use the arithmetic mode automatically where appropriate; the designer does not need to specify how the carry chain will be used.

### **Counter Mode**

The counter mode offers clock enable, counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in an LAB use the counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. The Quartus II software automatically places any registers that are not used by the counter into other LABs.





# Embedded System Block

The ESB can implement various types of memory blocks, including Dual-Port+ RAM (bidirectional dual-port RAM), dual- and single-port RAM, ROM, FIFO, and CAM blocks.

The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a bidirectional, dual-port mode, which supports any combination of two port operations: two reads, two writes, or one read and one write at two different clock frequencies. Figure 17 shows the ESB block diagram. The ESB also enables variable width data ports for reading and writing to the RAM ports in dual-port RAM configuration. For example, the ESB can be written in  $1 \times$  mode at port A while being read in  $16 \times$  mode from port B. Table 6 lists the supported variable width configurations for an ESB in dual-port mode.

Table 6. Variable Width Configurations for Dual-Port RAM				
Read Port Width Write Port Width				
1 bit	2 bits, 4 bits, 8 bits, or 16 bits			
2 bits, 4 bits, 8 bits, or 16 bits	1 bit			

ESBs can implement synchronous RAM, which is easier to use than asynchronous RAM. A circuit using asynchronous RAM must generate the RAM write enable (WE) signal while ensuring that its data and address signals meet setup and hold time specifications relative to the WE signal. In contrast, the ESB's synchronous RAM generates its own WE signal and is self-timed with respect to the global clock. Circuits using the ESB's selftimed RAM only need to meet the setup and hold time specifications of the global clock.

ESB inputs are driven by the adjacent local interconnect, which in turn can be driven by the MegaLAB or FastTrack interconnects. Because the ESB can be driven by the local interconnect, an adjacent LE can drive it directly for fast memory access. ESB outputs drive the MegaLAB and FastTrack interconnects and the local interconnect for fast connection to adjacent LEs or for fast feedback product-term logic.

When implementing memory, each ESB can be configured in any of the following sizes:  $512 \times 8$ ,  $1,024 \times 4$ ,  $2,048 \times 2$ , or  $4,096 \times 1$ . For dual-port and single-port modes, the ESB can be configured for  $256 \times 16$  in addition to the list above.

The ESB can also be split in half and used for two independent 2,048-bit single-port RAM blocks. The two independent RAM blocks must have identical configurations with a maximum width of  $256 \times 8$ . For example, one half of the ESB can be used as a  $256 \times 8$  single-port memory while the other half is also used for a  $256 \times 8$  single-port memory. This effectively doubles the number of RAM blocks an APEX II device can implement for its given number of ESBs. The Quartus II software automatically merges two logical memory functions in a design into an ESB; the designer does not need to merge the functions manually.

# Content-Addressable Memory

APEX II devices can implement CAM in ESBs. CAM can be thought of as the inverse of RAM. RAM stores data in a specific location; when the system submits an address, the RAM block provides the data. Conversely, when the system submits data to CAM, the CAM block provides the address where the data is found. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. CAM is ideally suited for applications such as Ethernet address lookup, data compression, pattern recognition, cache tags, fast routing table lookup, and high-bandwidth address filtering. Figure 21 shows the CAM block diagram.





The APEX II on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX II device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements a 32-word, 32-bit CAM. Wider or deeper CAM, such as a 32-word, 64-bit or 128-word, 32-bit block, can be implemented by combining multiple CAM blocks with some ancillary logic implemented in LEs. The Quartus II software automatically combines ESBs and LEs to create larger CAM blocks.

CAM supports writing "don't care" bits into words of the memory. The don't-care bit can be used as a mask for CAM comparisons; any bit set to don't-care has no effect on matches.

If the same data is written into multiple locations in the memory, a CAM block can be used in multiple-match or fast multiple-match modes. The ESB outputs the matched data's locations as an encoded or unencoded address. In multiple-match mode, it takes two clock cycles to write into a CAM block. For reading, there are 16 outputs from each ESB at each clock cycle. Therefore, it takes two clock cycles to represent the 32 words from a single ESB port. In this mode, encoded and unencoded outputs are available. To implement the encoded version, the Quartus II software adds a priority encoder with LEs. Fast multiple-match is identical to the multiple match mode, however, it only takes one clock cycle to read from a CAM block and generate valid outputs. To do this, the entire ESB is used to represent 16 outputs. In fast multiple-match mode, the ESB can implement a maximum CAM block size of 16 words.

A CAM block can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When don't-care bits are used, a third clock cycle is required.



For more information on CAM, see Application Note 119 (Implementing High-Speed Search Applications with APEX CAM).

# Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnects can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and synchronous clear signals. Figure 24 shows the ESB control signal generation logic.





FastRow interconnects connect a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing.

APEX II devices have a peripheral control bus made up of 12 signals that drive the IOE control signals. The peripheral bus is composed of six output enables, OE[5:0] and six clock enables, CE[5:0]. These twelve signals can be driven from internal logic or from the Fast I/O signals. Table 7 lists the peripheral control signal destinations.

A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays exist for decreasing input pin to logic array and IOE input register delays. The Quartus II Compiler can program these delays automatically to minimize setup time while providing a zero hold time. Delays are also programmable for increasing the register to pin delays for output and/or output enable registers. A programmable delay exists for increasing the  $t_{ZX}$  delay to the output pin, which is required for ZBT interfaces. Table 8 shows the programmable delays for APEX II devices.

Table 8. APEX II Programmable Delay Chain				
Programmable Delays	Quartus II Logic Option			
Input pin to logic array delay (1)	Decrease input delay to internal cells			
Input pin to input register delay	Decrease input delay to input register			
Output propagation delay	Increase delay to output pin			
Output enable register t <sub>CO</sub> delay	Increase delay to output enable pin			
Output t <sub>ZX</sub> delay	Increase t <sub>ZX</sub> delay to output pin			
Output clock enable delay	Increase output clock enable delay			
Input clock enable delay	Increase input clock enable delay			
Logic array to output register delay	Decrease input delay to output register			

#### Note to Table 8:

(1) This delay has four settings: off and three levels of delay.

The IOE registers in APEX II devices share the same source for clear or preset. The designer can program preset and clear for each individual IOE. The registers can be programmed to power up high or low after configuration is complete. If programmed to power up low, an asynchronous clear can control the registers. If programmed to power up high, an asynchronous preset can control the registers. This feature prevents the inadvertent activation of another device's active-low input upon power-up. If one register in an IOE uses a preset or clear signal then all registers in the IOE must use that preset or clear signal.

# Double Data Rate I/O

APEX II devices have six-register IOEs which support DDR interfacing by clocking data on both positive and negative clock edges. The IOEs in APEX II devices support DDR inputs, DDR outputs, and bidirectional DDR modes.

# Zero Bus Turnaround SRAM Interface Support

In addition to DDR SDRAM support, APEX II device I/O pins also support interfacing with ZBT SRAM devices at up to 200 MHz. ZBT SRAM blocks are designed to eliminate dead bus cycles when turning a bidirectional bus around between reads and writes, or writes and reads. ZBT allows for 100% bus utilization because ZBT SRAM can be read or written on every clock cycle.

To avoid bus contention, the output clock-to-low-impedance time ( $t_{ZX}$ ) delay ensures that the  $t_{ZX}$  is greater than the clock-to-high-impedance time ( $t_{XZ}$ ). Phase delay control of clocks to the OE/output and input registers using two general-purpose PLLs enable the APEX II device to meet ZBT  $t_{CO}$  and  $t_{SU}$  times.

# Programmable Drive Strength

The output buffer for each APEX II device I/O pin has a programmable drive strength control for certain I/O standards. The LVTTL standard has several levels of drive strength that the user can control. SSTL-3 class I and II, SSTL-2 class I and II, HSTL class I and II, 3.3-V GTL+, PCI, and PCI-X support a minimum setting. The minimum setting is the lowest drive strength that guarantees the  $I_{OH}/I_{OL}$  of the standard. Using minimum settings provides signal slew rate control to reduce system noise and signal overshoot. Table 9 shows the possible settings for the I/O standards with drive strength control.

Table 10. APEX II Supported I/O Standards					
I/O Standard	Туре	Input Reference Voltage (V <sub>REF</sub> ) (V)	Output Supply Voltage (V <sub>CCIO</sub> ) (V)	Board Termination Voltage (V <sub>TT</sub> ) (V)	
LVTTL	Single-ended	N/A	3.3	N/A	
LVCMOS	Single-ended	N/A	3.3	N/A	
2.5 V	Single-ended	N/A	2.5	N/A	
1.8 V	Single-ended	N/A	1.8	N/A	
1.5 V	Single-ended	N/A	1.5	N/A	
3.3-V PCI	Single-ended	N/A	3.3	N/A	
3.3-V PCI-X	Single-ended	N/A	3.3	N/A	
LVDS	Differential	N/A	3.3	N/A	
LVPECL	Differential	N/A	3.3	N/A	
PCML	Differential	N/A	3.3	N/A	
HyperTransport	Differential	N/A	2.5	N/A	
Differential HSTL (1)	Differential	N/A	1.5	N/A	
GTL+	Voltage referenced	1.0	N/A	1.5	
HSTL class I and II	Voltage referenced	0.75	1.5	0.75	
SSTL-2 class I and II	Voltage referenced	1.25	2.5	1.25	
SSTL-3 class I and II	Voltage referenced	1.5	3.3	1.5	
AGP (1× and 2×)	Voltage referenced	1.32	3.3	N/A	
CTT	Voltage referenced	1.5	3.3	1.5	

# Table 10 describes the I/O standards supported by APEX II devices.

#### Note to Table 10:

(1) Differential HSTL is only supported on the eight dedicated global clock pins and four dedicated high-speed PLL clock pins.



For more information on I/O standards supported by APEX II devices, see Application Note 117 (Using Selectable I/O Standards in Altera Devices).

APEX II devices contain eight I/O banks, as shown in Figure 31. Two blocks within the right I/O banks contain circuitry to support high-speed True-LVDS, LVPECL, PCML, and HyperTransport inputs, and another two blocks within the left I/O banks support high-speed True-LVDS, LVPECL, PCML, and HyperTransport outputs. All other standards are supported by all I/O banks.

# Single-Bit Mode

Single-bit CDS corrects a fixed clock-to-data skew of up to  $\pm 50\%$  of the data bit period, which allows receiver input skew margin (RSKM) to increase by 50% of the data period. To use single-bit CDS, the deserialization factor, *J*, must be equal to the multiplication factor, *W*. The combination of allowable *W*/*J* factors and the associated CDS training patterns automatically determine byte alignment (see Table 11).

Table 11. Single-Bit CDS Training Patterns			
W/J Factor	Single-Bit CDS Pattern		
10	0000011111		
9	000001111		
8	00001111		
7	0000111		
6	000111		
5	00011		
4	0011		

## Multi-Bit Mode

Multi-bit CDS corrects any fixed clock-to-data skew. This feature enables flexible board topologies, such as an N:1 topology (see Figure 34), a switch topology, or a matrix topology. Multi-bit CDS corrects for the skews inherent with these topologies, making them possible to use.



Figure 34. Multi-Bit CDS Supports N:1 Topology

When using multi-bit CDS, the *J* and *W* factors do not need to be the same value. The byte boundary cannot be distinguished with multi-bit CDS patterns (see Table 12). Therefore, the byte must be aligned using internal logic. Table 12 shows the possible training patterns for multi-bit CDS. Either pattern can be used.

Table 12. Multi-Bit CDS Patterns				
W Factor	J Factor	Multi-Bit CDS Pattern		
1, 2, 4 to 10	4 to 10	3 × J-bits of 010101 pattern		
1, 2, 4 to 10	4 to 10	$3 \times J$ -bits of 101010 pattern		

Pre-Programmed CDS

When the fixed clock-to-data skew is known, CDS can be preprogrammed into the device during configuration. If CDS is preprogrammed into the device, the training patterns do not need to be transmitted to the receiver channels. The resolution of each preprogrammed setting is 25% of the data period, to compensate for skew up to  $\pm$ 50% of the data period. Signals can be driven into APEX II devices before and during power-up without damaging the device. In addition, APEX II devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX II devices operate as specified by the user.

General-Purpose PLLs APEX II devices have ClockLock, ClockBoost, and ClockShift features, which use four general-purpose PLLs (separate from the four dedicated True-LVDS PLLs) to provide clock management and clock-frequency synthesis. These PLLs allow designers to increase performance and provide clock-frequency synthesis. The PLL reduces the clock delay within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The PLLs, which provide programmable multiplication, allow the designer to distribute a low-speed clock and multiply that clock on-device. APEX II devices include a high-speed clock tree: unlike ASICs, the user does not have to design and optimize the clock tree. The PLLs work in conjunction with the APEX II device's high-speed clock to provide significant improvements in system performance and bandwidth.

> The PLLs in APEX II devices are enabled through the Quartus II software. External devices are not required to use these features. Table 15 shows the general-purpose PLL features for APEX II devices. Figure 35 shows an APEX II general-purpose PLL.

Table 15. APEX II General-Purpose PLL Features					
Number of PLLs ClockBoost Feature Number of External Clock Outputs Number of Feedback Inputs					
4	$m/(n \times k, v)$	8	2		

Figure 35. APEX II General-Purpose PLL Note (1)



Table 25. 2.5-V I/O SpecificationsNote (10)						
Symbol	Parameter	Conditions	Minimum	Maximum	Units	
V <sub>CCIO</sub>	Output supply voltage		2.375	2.625	V	
V <sub>IH</sub>	High-level input voltage		1.7	4.1	V	
V <sub>IL</sub>	Low-level input voltage		-0.5	0.7	V	
lı	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μΑ	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -0.1 mA	2.1		V	
		$I_{OH} = -1 \text{ mA}$	2.0		V	
		$I_{OH} = -2$ to $-16$ mA	1.7		V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 0.1 mA		0.2	V	
		I <sub>OL</sub> = 1 mA		0.4	V	
		I <sub>OL</sub> = 2 to 16 mA		0.7	V	

Table 26. 1.8-V I/O Specifications						
Symbol	Parameter	Conditions	Minimum	Maximum	Units	
V <sub>CCIO</sub>	Output supply voltage		1.65	1.95	V	
VIH	High-level input voltage		$0.65 \times V_{CCIO}$	4.1	V	
V <sub>IL</sub>	Low-level input voltage		-0.5	$0.35 \times V_{CCIO}$	V	
l <sub>l</sub>	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μA	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 to -8 mA (10)	$V_{CCIO} - 0.45$		V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 to 8 mA (10)		0.45	V	

Table 27. 1.5-V I/O Specifications					
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V <sub>CCIO</sub>	Output supply voltage		1.4	1.6	V
VIH	High-level input voltage		$0.65  imes V_{CCIO}$	4.1	V
V <sub>IL</sub>	Low-level input voltage		-0.5	$0.35 \times V_{CCIO}$	V
l <sub>l</sub>	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μΑ
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA (10)	$0.75 \times V_{CCIO}$		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA <i>(10)</i>		$0.25 \times V_{\text{CCIO}}$	V

Table 44. LVPECL SpecificationsNote (2)						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	I/O supply voltage		3.135	3.3	3.465	V
V <sub>IL</sub>	Low-level input voltage		800		2,000	mV
V <sub>IH</sub>	High-level input voltage		2,100		V <sub>CCIO</sub>	mV
V <sub>OL</sub>	Low-level output voltage		1,450		1,650	mV
V <sub>OH</sub>	High-level output voltage		2,275		2,420	mV
V <sub>ID</sub>	Differential input voltage		100	600	2,500	mV
V <sub>OD</sub>	Differential output voltage		625	800	970	mV
t <sub>R</sub>	Rise time (20 to 80%)		85		325	ps
t <sub>F</sub>	Fall time (20 to 80%)		85		325	ps

# Table 45. HyperTransport Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V <sub>CCIO</sub>	I/O supply voltage		2.375	2.5	2.625	V
V <sub>OD</sub>	Differential output voltage		380	600	820	mV
V <sub>OCM</sub>	Output common mode voltage	R <sub>TT</sub> = 100 Ω	500	600	700	mV
V <sub>ID</sub>	Differential input voltage		300	600	900	mV
V <sub>ICM</sub>	Input common mode voltage		450	600	750	mV
RL	Receiver differential input resistor		90	100	110	Ω

### Notes to Tables 42 – 45:

(1) Maximum  $V_{\mbox{\scriptsize OD}}$  is measured under static conditions.

(2) When APEX II devices drive LVPECL signals, the APEX II LVPECL outputs must be terminated with a resistor network.

# Capacitance

# Table 46 and Figure 40 provide information on APEX II device capacitance.

Tables 52 through 67 show the APEX II device  ${\rm f}_{\rm MAX}$  and functional timing parameters.

Table 52. EP2A15 f <sub>MAX</sub> LE Timing Parameters									
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit		
	Min	Мах	Min	Max	Min	Max			
t <sub>SU</sub>	0.25		0.29		0.33		ns		
t <sub>H</sub>	0.25		0.29		0.33		ns		
t <sub>CO</sub>		0.18		0.20		0.23	ns		
t <sub>LUT</sub>		0.53		0.61		0.70	ns		

Table 53. EP2A15 f <sub>MAX</sub> ESB Timing Parameters										
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Speed Grade		Unit			
	Min	Max	Min	Мах	Min	Мах				
t <sub>ESBARC</sub>		1.28		1.47		1.69	ns			
t <sub>ESBSRC</sub>		2.49		2.86		3.29	ns			
t <sub>ESBAWC</sub>		2.20		2.53		2.91	ns			
t <sub>ESBSWC</sub>		3.02		3.47		3.99	ns			
t <sub>ESBWASU</sub>	- 0.55		- 0.64		- 0.73		ns			
t <sub>ESBWAH</sub>	0.15		0.18		0.20		ns			
t <sub>ESBWDSU</sub>	0.37		0.43		0.49		ns			
t <sub>ESBWDH</sub>	0.16		0.18		0.21		ns			
t <sub>ESBRASU</sub>	0.84		0.96		1.11		ns			
t <sub>ESBRAH</sub>	0.00		0.00		0.00		ns			
t <sub>ESBWESU</sub>	0.14		0.16		0.19		ns			
t <sub>ESBDATASU</sub>	- 0.02		- 0.03		- 0.03		ns			
t <sub>ESBWADDRSU</sub>	- 0.40		- 0.46		- 0.53		ns			
t <sub>ESBRADDRSU</sub>	- 0.38		- 0.44		- 0.51		ns			
t <sub>ESBDATAC01</sub>		1.30		1.50		1.72	ns			
t <sub>ESBDATACO2</sub>		1.84		2.12		2.44	ns			
t <sub>ESBDD</sub>		2.42		2.78		3.19	ns			
t <sub>PD</sub>		1.69		1.94		2.23	ns			
t <sub>PTERMSU</sub>	1.10		1.26		1.45		ns			
t <sub>PTERMCO</sub>		0.82		0.94		1.08	ns			

Table 63. EP2A40 Minimum Pulse Width Timing Parameters										
Symbol	-7 Spee	d Grade	-8 Spee	d Grade	-9 Spee	d Grade	Unit			
	Min	Max	Min	Мах	Min	Мах				
t <sub>CH</sub>	0.89		1.33		1.88		ns			
t <sub>CL</sub>	0.89		1.33		1.88		ns			
t <sub>CLRP</sub>	0.12		0.14		0.16		ns			
t <sub>PREP</sub>	0.12		0.14		0.16		ns			
t <sub>ESBCH</sub>	0.89		1.33		1.88		ns			
t <sub>ESBCL</sub>	0.89		1.33		1.88		ns			
t <sub>ESBWP</sub>	1.05		1.20		1.38		ns			
t <sub>ESBRP</sub>	0.78		0.90		1.03		ns			

Table 64. EP2A70 f <sub>MAX</sub> LE Timing Parameters										
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit			
	Min	Мах	Min	Max	Min	Max				
t <sub>SU</sub>	0.30		0.34		0.39		ns			
t <sub>H</sub>	0.30		0.34		0.39		ns			
t <sub>CO</sub>		0.22		0.25		0.29	ns			
t <sub>LUT</sub>		0.66		0.76		0.87	ns			

Table 69. EP2A15 External Timing Parameters for Column I/O Pins										
Symbol	-7 Speed Grade		-8 Spe	ed Grade -9 Spee		d Grade	Unit			
	Min	Мах	Min	Max	Min	Max				
t <sub>INSU</sub>	2.16		2.34		2.53		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	4.36	2.00	4.75	2.00	5.18	ns			
t <sub>XZ</sub>		5.57		6.24		6.97	ns			
t <sub>ZX</sub>		5.57		6.24		6.97	ns			
t <sub>INSUPLL</sub>	1.24		1.37		1.52		ns			
t <sub>INHPLL</sub>	0.00		0.00		0.00		ns			
toutcopll	0.50	2.90	0.50	3.16	0.50	3.45	ns			
t <sub>XZPLL</sub>		4.12		4.65		5.23	ns			
t <sub>ZXPLL</sub>		4.12		4.65		5.23	ns			

Table 70. EP2A25 External Timing Parameters for Row I/O Pins										
Symbol	-7 Speed Grade		-8 Spee	ed Grade	-9 Speed	d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t <sub>INSU</sub>	1.92		2.08		2.26		ns			
t <sub>INH</sub>	0.00		0.00		0.00		ns			
t <sub>outco</sub>	2.00	4.29	2.00	4.62	2.00	4.98	ns			
t <sub>XZ</sub>		5.24		5.73		6.26	ns			
t <sub>ZX</sub>		5.24		5.73		6.26	ns			
tINSUPLL	1.17		1.27		1.40		ns			
t <sub>INHPLL</sub>	0.00		0.00		0.00		ns			
t <sub>OUTCOPLL</sub>	0.50	2.61	0.50	2.83	0.50	3.07	ns			
t <sub>XZPLL</sub>		3.55		3.93		4.35	ns			
t <sub>ZXPLL</sub>		3.55		3.93		4.35	ns			