Intel - EP2A40F672C8 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Obsolete
3840
38400
655360
492
300000
1.425V ~ 1.575V
Surface Mount
0°C ~ 85°C (TJ)
672-BBGA
672-FBGA (27x27)
https://www.e-xfl.com/product-detail/intel/ep2a40f672c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 5. APEX II Logic Element

Each LE's programmable register can be configured for D, T, JK, or SR operation. The register's clock and clear control signals can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the register is bypassed and the output of the LUT drives the outputs of the LE.

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chipwide reset is asserted.

In addition to the two clear and preset modes, APEX II devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX II architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.





Table 5 summarizes how elements of the APEX II architecture drive each other.

Table 5. APEX II Routing Scheme										
Source	Destination									
	Row I/O Pin	Column I/O Pin	LE	ESB	Local Interconnect	MegaLAB Interconnect	Row FastTrack Interconnect	Column FastTrack Interconnect	FastRow Interconnect	
Row I/O pin					~	\checkmark	✓	\checkmark		
Column I/O pin								~	~	
LE					✓	\checkmark	\checkmark	\checkmark		
ESB					 Image: A start of the start of	\checkmark	\checkmark	\checkmark		
Local interconnect	~	~	>	~						
MegaLAB interconnect					~					
Row FastTrack interconnect						~		~		
Column FastTrack interconnect						✓				
FastRow interconnect					~					

Product-Term Logic

The product-term portion of the MultiCore architecture is implemented with the ESB. The ESB can be configured to act as a block of macrocells on an ESB-by-ESB basis. 32 inputs from the adjacent local interconnect feed each ESB; therefore, the either MegaLAB or the adjacent LAB can drive the ESB. Also, nine ESB macrocells feed back into the ESB through the local interconnect for higher performance. Dedicated clock pins, global signals, and additional inputs from the local interconnect drive the ESB control signals.

In product-term mode, each ESB contains 16 macrocells. Each macrocell consists of two product terms and a programmable register. Figure 13 shows the ESB in product-term mode.



Figure 13. Product-Term Logic in ESB

Note ot Figure 13:

(1) PLL outputs cannot drive data input ports.

Macrocells

APEX II macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX II macrocell.





For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.



Figure 19. ESB in Input/Output Clock Mode Note (1)

Notes to Figure 19:

- (1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
- (2) This configuration is not supported for bidirectional dual-port configuration.





The APEX II IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-logic array register transfers, or logic array-to-output IOE register transfers.

A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays exist for decreasing input pin to logic array and IOE input register delays. The Quartus II Compiler can program these delays automatically to minimize setup time while providing a zero hold time. Delays are also programmable for increasing the register to pin delays for output and/or output enable registers. A programmable delay exists for increasing the t_{ZX} delay to the output pin, which is required for ZBT interfaces. Table 8 shows the programmable delays for APEX II devices.

Table 8. APEX II Programmable Delay Chain								
Programmable Delays	Quartus II Logic Option							
Input pin to logic array delay (1)	Decrease input delay to internal cells							
Input pin to input register delay	Decrease input delay to input register							
Output propagation delay	Increase delay to output pin							
Output enable register t _{CO} delay	Increase delay to output enable pin							
Output t _{ZX} delay	Increase t _{ZX} delay to output pin							
Output clock enable delay	Increase output clock enable delay							
Input clock enable delay	Increase input clock enable delay							
Logic array to output register delay	Decrease input delay to output register							

Note to Table 8:

(1) This delay has four settings: off and three levels of delay.

The IOE registers in APEX II devices share the same source for clear or preset. The designer can program preset and clear for each individual IOE. The registers can be programmed to power up high or low after configuration is complete. If programmed to power up low, an asynchronous clear can control the registers. If programmed to power up high, an asynchronous preset can control the registers. This feature prevents the inadvertent activation of another device's active-low input upon power-up. If one register in an IOE uses a preset or clear signal then all registers in the IOE must use that preset or clear signal.

Double Data Rate I/O

APEX II devices have six-register IOEs which support DDR interfacing by clocking data on both positive and negative clock edges. The IOEs in APEX II devices support DDR inputs, DDR outputs, and bidirectional DDR modes.

When using the IOE for DDR inputs, the two input registers are used to clock double rate input data on alternating edges. An input latch is also used within the IOE for DDR input acquisition. The latch holds the data that is present during the clock high times. This allows both bits of data to be synchronous to the same clock edge (either rising or falling). Figure 29 shows an IOE configured for DDR input.



When using the IOE for DDR outputs, the two output registers are configured to clock two data paths from LEs on rising clock edges. These register outputs are multiplexed by the clock to drive the output pin at a \times 2 rate. One output register clocks the first bit out on the clock high time, while the other output register clocks the second bit out on the clock low time. Figure 30 shows the IOE configured for DDR output.

Bus Hold

Each APEX II device I/O pin provides an optional bus-hold feature. When this feature is enabled for an I/O pin, the bus-hold circuitry weakly holds the signal at its last driven state. By holding the last driven state of the pin until the next input signal is present, the bus-hold feature eliminates the need to add external pull-up or pull-down resistors to hold a signal level when the bus is tri-stated. The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. This feature can be selected individually for each I/O pin. The bus-hold output will drive no higher than $V_{\rm CCIO}$ to prevent overdriving signals. If the bus-hold feature is enabled, the programmable pull-up option cannot be used. The bus-hold feature should also be disabled if open-drain outputs are used with the GTL+I/O standard.

The bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance (R_{BH}) of approximately 7 k Ω . Table 41 on page 74 gives specific sustaining current that will be driven through this resistor and overdrive current that will identify the next driven input level. This information is provided for each V_{CCIO} voltage level.

The bus-hold circuitry is active only after configuration. When going into user mode, the bus-hold circuit captures the value on the pin present at the end of configuration.

Programmable Pull-Up Resistor

Each APEX II device I/O pin provides an optional programmable pull-up resistor during user mode. When this feature is enabled for an I/O pin, the pull-up resistor (typically 25 k Ω) weakly holds the output to the V_{CCIO} level of the bank that the output pin resides in.

Dedicated Fast I/O Pins

APEX II devices incorporate dedicated bidirectional pins for signals with high internal fanout, such as PCI control signals. These pins are called dedicated fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and can drive the four global fast lines throughout the device, ideal for fast clock, clock enable, preset, clear, or high fanout logic signal distribution. The dedicated fast I/O pins have one output register and one OE register, but they do not have input registers. The dedicated fast lines can also be driven by a LE local interconnect to generate internal global signals. Each bank can support multiple standards with the same $V_{\rm CCIO}$ for input and output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same $V_{\rm CCIO}$ voltage level. For example, when $V_{\rm CCIO}$ is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs. When the True-LVDS banks are not used for LVDS I/O pins, they support all of the other I/O standards except HSTL Class II output.

True-LVDS Interface

APEX II devices contain dedicated circuitry for supporting differential standards at speeds up to 1.0 Gbps. APEX II devices have dedicated differential buffers and circuitry to support LVDS, LVPECL, HyperTransport, and PCML I/O standards. Four dedicated high-speed PLLs (separate from the general-purpose PLLs) multiply reference clocks and drive high-speed differential serializer/deserializer channels. In addition, CDS circuitry at each receiver channel corrects any fixed clock-to-data skew. All APEX II devices support 36 input channels, 36 output channels, two dedicated receiver PLLs, and two dedicated transmitter PLLs.

The True-LVDS circuitry supports the following standards and applications:

- RapidIO
- POS-PHY Level 4
- Utopia IV
- HyperTransport

APEX II devices support source-synchronous interfacing with LVDS, LVPECL,PCML, or HyperTransport signaling at up to 1 Gbps. Serial channels are transmitted and received along with a low-speed clock. The receiving device then multiplies the clock by a factor of 1, 2, or 4 to 10. The serialization/deserialization rate can be any number from 1, 2, or 4 to 10 and does not have to equal the clock multiplication value.

For example, an 840-Mbps LVDS channel can be received along with an 84-MHz clock. The 84-MHz clock is multiplied by 10 to drive the serial shift register, but the register can be clocked out in parallel at 8- or 10-bits wide at 84 or 105 MHz. See Figures 32 and 33.



Figure 33. True-LVDS Transmitter Diagram Notes (1), (2)

Notes to Figure 33:

- (1) Two sets of 18 transmitter channels are located in each APEX II device. Each set of 18 channels has one transmitter PLL.
- (2) W = 1, 2, 4 to 10J = 1, 2, 4 to 10

W does not have to equal J. When J = 1 or 2, the deserializer is bypassed. When J = 2, DDR I/O registers are used.

Clock-Data Synchronization

In addition to dedicated serial-to-parallel converters, APEX II True-LVDS circuitry contains CDS circuitry in every receiver channel. The CDS feature can be turned on or off independently for each receiver channel. There are two modes for the CDS circuitry: single-bit mode, which corrects a fixed clock-to-data skew of up to $\pm 50\%$ of the data bit period, and multi-bit mode, which corrects any fixed clock-to-data skew.



Figure 34. Multi-Bit CDS Supports N:1 Topology

When using multi-bit CDS, the *J* and *W* factors do not need to be the same value. The byte boundary cannot be distinguished with multi-bit CDS patterns (see Table 12). Therefore, the byte must be aligned using internal logic. Table 12 shows the possible training patterns for multi-bit CDS. Either pattern can be used.

Table 12. Multi-Bit CDS Patterns								
W Factor	J Factor	Multi-Bit CDS Pattern						
1, 2, 4 to 10	4 to 10	3 × J-bits of 010101 pattern						
1, 2, 4 to 10	4 to 10	$3 \times J$ -bits of 101010 pattern						

Pre-Programmed CDS

When the fixed clock-to-data skew is known, CDS can be preprogrammed into the device during configuration. If CDS is preprogrammed into the device, the training patterns do not need to be transmitted to the receiver channels. The resolution of each preprogrammed setting is 25% of the data period, to compensate for skew up to \pm 50% of the data period. For more information, see the following documents:
 Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)
 Jam Programming & Test Language Specification
 Generic Testing
 Each APEX II device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for APEX II devices are made under conditions equivalent to those shown in Figure 37. Multiple test patterns can be used to configure devices during all stages of the production flow. AC test criteria include:

- Power supply transients can affect AC measurements.
- Simultaneous transitions of multiple outputs should be avoided for accurate measurement.
- Threshold tests must not be performed under AC conditions.
- Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.





Operating Conditions

APEX II devices are offered in both commercial and industrial grades. However, industrial-grade devices may have limited speed-grade availability.

APEX II Programmable Logic Device Family Data Sheet

Table 22. APEX II Device DC Operating Conditions Note (7)										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
lı	Input pin leakage current	$V_{I} = V_{CCIO}$ to 0 V (8)	-10		10	μA				
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIO}$ to 0 V (8)	-10		10	μA				
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA				
	mode)	V _I = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA				
R _{CONF}	Value of I/O pin pull-	V _{CCIO} = 3.0 V (9)	20		50	kΩ				
	up resistor before	V _{CCIO} = 2.375 V (9)	30		80	kΩ				
a c	and during configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ				

Table 23. LVTTL Specifications										
Symbol	Parameter	Conditions	Minimum	Maximum	Units					
V _{CCIO}	Output supply voltage		3.0	3.6	V					
VIH	High-level input voltage		1.7	4.1	V					
V _{IL}	Low-level input voltage		-0.5	0.8	V					
I _I	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-5	5	μΑ					
V _{OH}	High-level output voltage	$I_{OH} = -4$ to -24 mA (10)	2.4		V					
V _{OL}	Low-level output voltage	I _{OL} = 4 to 24 mA <i>(10)</i>		0.45	V					

Table 24. LVCMOS Specifications											
Symbol	Parameter	Conditions	Minimum	Maximum	Units						
V _{CCIO}	Output supply voltage		3.0	3.6	V						
V _{IH}	High-level input voltage		1.7	4.1	V						
V _{IL}	Low-level input voltage		-0.5	0.7	V						
I _I	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μA						
V _{OH}	High-level output voltage	V _{CCIO} = 3.0, I _{OH} = -0.1 mA	V _{CCIO} – 0.2		V						
V _{OL}	Low-level output voltage	V _{CCIO} = 3.0, I _{OL} = 0.1 mA		0.2	V						

Table 28. 3.3-V PCI Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V					
V _{IH}	High-level input voltage		0.5 imes V _{CCIO}		V _{CCIO} + 0.5	V					
V _{IL}	Low-level input voltage		-0.5		0.3 imes V _{CCIO}	V					
I _I	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA					
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	$0.9 \times V_{CCIO}$			V					
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			$0.1 \times V_{CCIO}$	V					

Table 29. PCI-X Specifications											
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units					
V _{CCIO}	Output supply voltage		3.0		3.6	V					
V _{IH}	High-level input voltage		0.5 imes V _{CCIO}		V _{CCIO} + 0.5	V					
V _{IL}	Low-level input voltage		-0.5		$0.35 imes V_{CCIO}$	V					
V _{IPU}	Input pull-up voltage		$0.7 \times V_{CCIO}$			V					
IIL	Input leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA					
V _{OH}	High-level output voltage	I _{OUT} = -500 μA	$0.9 \times V_{CCIO}$			V					
V _{OL}	Low-level output voltage	I _{OUT} = 1,500 μA			0.1 imes V _{CCIO}	V					
L _{PIN}	Pin inductance				15	nH					

Table 30. GTL+ I/O Specifications										
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units				
V _{TT}	Termination voltage		1.35	1.5	1.65	V				
V _{REF}	Reference voltage		0.88	1.0	1.12	V				
V _{IH}	High-level input voltage		V _{REF} + 0.1			V				
V _{IL}	Low-level input voltage				$V_{REF} - 0.1$	V				
V _{OL}	Low-level output voltage	I _{OL} = 36 mA <i>(10)</i>			0.65	V				



Figure 41. f_{MAX} Timing Model

Table 63. EP2A40 Minimum Pulse Width Timing Parameters										
Symbol	-7 Spee	peed Grade -8 Spee		ed Grade -9 Speed Grade		d Grade	Unit			
	Min	Max	Min	Мах	Min	Мах				
t _{CH}	0.89		1.33		1.88		ns			
t _{CL}	0.89		1.33		1.88		ns			
t _{CLRP}	0.12		0.14		0.16		ns			
t _{PREP}	0.12		0.14		0.16		ns			
t _{ESBCH}	0.89		1.33		1.88		ns			
t _{ESBCL}	0.89		1.33		1.88		ns			
t _{ESBWP}	1.05		1.20		1.38		ns			
t _{ESBRP}	0.78		0.90		1.03		ns			

Table 64. EP2A70 f _{MAX} LE Timing Parameters										
Symbol	-7 Speed Grade		Symbol -7 Speed Grade -8 Speed Grade		-9 Spee	d Grade	Unit			
	Min	Мах	Min	Мах	Min	Max				
t _{SU}	0.30		0.34		0.39		ns			
t _H	0.30		0.34		0.39		ns			
t _{CO}		0.22		0.25		0.29	ns			
t _{LUT}		0.66		0.76		0.87	ns			

Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	•
LVCMOS		0.00		0.00		0.00	ns
LVTTL		0.00		0.00		0.00	ns
1.5 V		3.32		3.82		4.20	ns
1.8 V		2.65		3.05		3.36	ns
2.5 V		1.20		1.38		1.52	ns
3.3-V PCI		- 0.68		- 0.78		- 0.85	ns
3.3-V PCI-X		- 0.68		- 0.78		- 0.85	ns
GTL+		- 0.45		- 0.52		- 0.57	ns
SSTL-3 Class I		- 0.52		- 0.60		- 0.66	ns
SSTL-3 Class II		- 0.52		- 0.60		- 0.66	ns
SSTL-2 Class I		- 0.68		- 0.78		- 0.86	ns
SSTL-2 Class II		- 0.81		- 0.93		- 1.02	ns
HSTL Class I		- 0.08		- 0.09		- 0.10	ns
HSTL Class II		- 0.23		- 0.27		- 0.30	ns
LVDS		- 1.41		- 1.62		- 1.79	ns
LVPECL		- 1.38		- 1.58		- 1.74	ns
PCML		- 1.30		- 1.50		- 1.65	ns
CTT		0.00		0.00		0.00	ns
3.3-V AGP 1×		0.00		0.00		0.00	ns
3.3-V AGP 2×		0.00		0.00		0.00	ns
HyperTransport		- 1.22		- 1.41		- 1.55	ns
Differential HSTL		- 1.41		- 1.62		- 1.79	ns

Power Consumption

Detailed power consumption information for APEX II devices will be released via a future interactive power estimator on the Altera web site.

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.