Altera - EP2A70F1508C9 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	6720
Number of Logic Elements/Cells	67200
Total RAM Bits	1146880
Number of I/O	1060
Number of Gates	5250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1508-BBGA, FCBGA
Supplier Device Package	1508-FBGA (40x40)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep2a70f1508c9

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1. APEX II Device Features							
Feature	EP2A15	EP2A25	EP2A40	EP2A70			
Maximum gates	1,900,000	2,750,000	3,000,000	5,250,000			
Typical gates	600,000	900,000	1,500,000	3,000,000			
LEs	16,640	24,320	38,400	67,200			
RAM ESBs	104	152	160	280			
Maximum RAM bits	425,984	622,592	655,360	1,146,880			
True-LVDS channels	36 (1)	36 (1)	36 (1)	36 (1)			
Flexible-LVDS™ channels (2)	56	56	88	88			
True-LVDS PLLs (3)	4	4	4	4			
General-purpose PLL outputs (4)	8	8	8	8			
Maximum user I/O pins	492	612	735	1,060			

Notes to Table 1:

(1) Each device has 36 input channels and 36 output channels.

(2) EP2A15 and EP2A25 devices have 56 input and 56 output channels; EP2A40 and EP2A70 devices have 88 input and 88 output channels.

(3) PLL: phase-locked loop. True-LVDS PLLs are dedicated to implement True-LVDS functionality.

(4) Two internal outputs per PLL are available. Additionally, the device has one external output per PLL pair (two external outputs per device).

...and More Features

I/O features

- Up to 380 Gbps of I/O capability
- 1-Gbps True-LVDS, LVPECL, PCML, and HyperTransport support on 36 input and 36 output channels that feature clock synchronization circuitry and independent clock multiplication and serialization/deserialization factors
- Common networking and communications bus I/O standards such as RapidIO, CSIX, Utopia IV, and POS-PHY Level 4 enabled
- 400-megabits per second (Mbps) Flexible-LVDS and HyperTransport support on up to 88 input and 88 output channels (input channels also support LVPECL)
- Support for high-speed external memories, including ZBT, QDR, and DDR SRAM, and SDR and DDR SDRAM
- Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
- Compliant with 133-MHz PCI-X specifications
- Support for other advanced I/O standards, including AGP, CTT, SSTL-3 and SSTL-2 Class I and II, GTL+, and HSTL Class I and II
- Six dedicated registers in each I/O element (IOE): two input registers, two output registers, and two output-enable registers
- Programmable bus hold feature
- Programmable pull-up resistor on I/O pins available during user mode

- LogicLock[™] incremental design for intellectual property (IP) integration and team-based design
- NativeLink[™] integration with popular synthesis, simulation, and timing analysis tools
- SignalTap[®] embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Support for popular revision-control software packages, including PVCS, RCS, and SCCS

Tables 2 and 3 show the APEX II ball-grid array (BGA) and FineLine BGA^{TM} device package sizes, options, and I/O pin counts.

Table 2. APEX II Package Sizes						
Feature	672-Pin FineLine BGA	724-Pin BGA	1,020-Pin FineLine BGA	1,508-Pin FineLine BGA		
Pitch (mm)	1.00	1.27	1.00	1.00		
Area (mm ²)	729	1,225	1,089	1,600		
Length \times Width (mm \times mm)	27 × 27	35 imes 35	33 × 33	40 × 40		

Table 3. APEX II Package Options & I/O Pin Count Notes (1), (2)						
Feature	672-Pin FineLine BGA	724-Pin BGA	1,020-Pin FineLine BGA	1,508-Pin FineLine BGA		
EP2A15	492	492				
EP2A25	492	536				
EP2A40	492	536	735			
EP2A70		536		1,060		

Notes to Table 3:

(1) All APEX II devices support vertical migration within the same package (e.g., the designer can migrate between the EP2A15, EP2A25, and EP2A40 devices in the 672-pin FineLine BGA package). Vertical migration means that designers can migrate to devices whose dedicated pins, configuration pins, LVDS pins, and power pins are the same for a given package across device densities. Migration of I/O pins across densities requires the designer to cross reference the available I/O pins using the device pin-outs. This must be done for all planned densities for a given package type to identify which I/O pins are migratable.

(2) I/O pin counts include dedicated clock and fast I/O pins.

Each I/O pin is fed by an IOE located at the end of each row and column of the FastTrack interconnect. Each IOE contains a bidirectional I/O buffer and six registers that can be used for registering input, output, and output-enable signals. When used with a dedicated clock pin, these registers provide exceptional performance and interface support with external memory devices such as DDR SDRAM and ZBT and QDR SRAM devices.

IOEs provide a variety of features such as: 3.3-V, 64-bit, 66-MHz PCI compliance, 3.3-V, 64-bit, 133-MHz PCI-X compliance, Joint Test Action Group (JTAG) boundary-scan test (BST) support, output drive strength control, slew-rate control, tri-state buffers, bus-hold circuitry, programmable pull-up resistors, programmable input and output delays, and open-drain outputs.

APEX II devices offer enhanced I/O support, including support for 1.5 V, 1.8 V, 2.5 V, 3.3 V, LVCMOS, LVTTL, HSTL, LVDS, LVPECL, HyperTransport, PCML, 3.3-V PCI, PCI-X, GTL+, SSTL-2, SSTL-3, CTT, and 3.3-V AGP I/O standards. High-speed (up to 1.0 Gbps) differential transfers are supported with True-LVDS circuitry for LVDS, LVPECL, HyperTransport, and PCML I/O standards. The optional CDS feature corrects any clock-to-data skew at the True-LVDS receiver channels, allowing for flexible board topologies. Up to 88 Flexible-LVDS channels support differential transfer at up to 400 Mbps (DDR) for LVDS and HyperTransport I/O standards.

An ESB can implement many types of memory, including Dual-Port+ RAM, CAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. The abundance of cascadable ESBs ensures that the APEX II device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs, in conjunction with the ability for one ESB to implement two separate memory blocks, ensures that designers can create as many different-sized memory blocks as the system requires.

Figure 1 shows an overview of the APEX II device.



Figure 3 shows the APEX II LAB.

Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. The LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs. If both the rising and falling edges of a clock are used in an LAB, both LAB-wide clock signals are used.



Figure 8. APEX II LE Operating Modes

Notes to Figure 8:

- (1) LEs in normal mode support register packing.
- (2) There are two LAB-wide clock enables per LAB.
- (3) When using the carry-in in normal mode, the packed register feature is unavailable.
- (4) A register feedback multiplexer is available on LE1 of each LAB.
- (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in a LAB.
- (6) The LAB-wide synchronous clear and LAB-wide synchronous load affect all registers in a LAB.

Altera Corporation

The counter mode uses two three-input LUTs: one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load overrides any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output.

Clear & Preset Logic Control

Logic for the register's clear and preset signals is controlled by LAB-wide signals. The LE directly supports an asynchronous clear function. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Moreover, the Quartus II Compiler can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses three additional LEs per register. All emulation is performed automatically when the design is compiled. Registers that emulate simultaneous preset and load will enter an unknown state upon power-up or when the chipwide reset is asserted.

In addition to the two clear and preset modes, APEX II devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. Use of this pin is controlled through an option in the Quartus II software that is set before compilation. The chip-wide reset overrides all other control signals. Registers using an asynchronous preset are preset when the chip-wide reset is asserted; this effect results from the inversion technique used to implement the asynchronous preset.

FastTrack Interconnect

In the APEX II architecture, connections between LEs, ESBs, and I/O pins are provided by the FastTrack interconnect. The FastTrack interconnect is a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even in complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.



Figure 11. Driving the FastTrack Interconnect

APEX II devices feature FastRowTM lines for quickly routing input signals with high fan-out. Column I/O pins can drive the FastRow interconnect, which routes signals directly into the local interconnect without having to drive through the MegaLAB interconnect. FastRow lines traverse two MegaLAB structures. The FastRow interconnect drives the four MegaLABs in the top row and the four MegaLABs in the bottom row of the device. The FastRow interconnect drives all local interconnects in the appropriate MegaLABs. Column pins using the FastRow interconnect achieve a faster set-up time, because the signal does not need to use a MegaLab interconnect line to reach the destination LE. Figure 12 shows the FastRow interconnect. By combining multiple ESBs, the Quartus II software implements larger memory blocks automatically. For example, two 256×16 RAM blocks can be combined to form a 256×32 RAM block, and two 512×8 RAM blocks can be combined to form a 512×16 RAM block. Memory performance does not degrade for memory blocks up to 4,096 words deep. Each ESB can implement a 4,096-word-deep memory; the ESBs are used in parallel, eliminating the need for any external control logic that would increase delays. To create a high-speed memory block more than 4,096-words deep, the Quartus II software automatically combines ESBs with LE control logic.

Input/Output Clock Mode

The ESB implements input/output clock mode for both dual-port and bidirectional dual-port memory. An ESB using input/output clock mode can use up to two clocks. On each of the two ports, A or B, one clock controls all registers for inputs into the ESB: data input, WREN, read address, and write address. The other clock controls the ESB data output registers. Each ESB port, A or B, also supports independent read clock enable, write clock enable, and asynchronous clear signals. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 19 shows the ESB in input/output clock mode.

Table 9. Programmable Drive Strength					
I/O Standard	I _{OH} /I _{OL} Current Strength Setting				
LVTTL (3.3 V)	4 mA				
	12 mA				
	24 mA (default)				
LVTTL (2.5 V)	2 mA				
	16 mA (default)				
LVTTL (1.8 V)	2 mA				
	8mA (default)				
LVTTL (1.5 V)	2 mA (default)				
SSTL-3 class I and II	Minimum (default)				
SSTL-2 class I and II					
HSTL class I and II					
GTL+ (3.3 V)					
PCI					
PCI-X					

Open-Drain Output

APEX II devices provide an optional open-drain (equivalent to an opencollector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and writeenable signals) that can be asserted by any of several devices.

Slew-Rate Control

The output buffer for each APEX II device I/O pin has a programmable output slew rate control that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay to rising and falling edges. Each I/O pin has an individual slew rate control, allowing the designer to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges.

Advanced I/O Standard Support

APEX II device IOEs support the following I/O standards:

- LVTTL
- LVCMOS
- **1.5-V**
- **1.8-V**
- 2.5-V
- 3.3-V PCI
- 3.3-V PCI-X
- 3.3-V AGP (1×, 2×)
- LVDS
- LVPECL
- PCML
- HyperTransport
- GTL+
- HSTL class I and II
- SSTL-3 class I and II
- SSTL-2 class I and II
- CTT
- Differential HSTL

Each bank can support multiple standards with the same $V_{\rm CCIO}$ for input and output pins. Each bank can support one voltage-referenced I/O standard, but it can support multiple I/O standards with the same $V_{\rm CCIO}$ voltage level. For example, when $V_{\rm CCIO}$ is 3.3 V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs. When the True-LVDS banks are not used for LVDS I/O pins, they support all of the other I/O standards except HSTL Class II output.

True-LVDS Interface

APEX II devices contain dedicated circuitry for supporting differential standards at speeds up to 1.0 Gbps. APEX II devices have dedicated differential buffers and circuitry to support LVDS, LVPECL, HyperTransport, and PCML I/O standards. Four dedicated high-speed PLLs (separate from the general-purpose PLLs) multiply reference clocks and drive high-speed differential serializer/deserializer channels. In addition, CDS circuitry at each receiver channel corrects any fixed clock-to-data skew. All APEX II devices support 36 input channels, 36 output channels, two dedicated receiver PLLs, and two dedicated transmitter PLLs.

The True-LVDS circuitry supports the following standards and applications:

- RapidIO
- POS-PHY Level 4
- Utopia IV
- HyperTransport

APEX II devices support source-synchronous interfacing with LVDS, LVPECL,PCML, or HyperTransport signaling at up to 1 Gbps. Serial channels are transmitted and received along with a low-speed clock. The receiving device then multiplies the clock by a factor of 1, 2, or 4 to 10. The serialization/deserialization rate can be any number from 1, 2, or 4 to 10 and does not have to equal the clock multiplication value.

For example, an 840-Mbps LVDS channel can be received along with an 84-MHz clock. The 84-MHz clock is multiplied by 10 to drive the serial shift register, but the register can be clocked out in parallel at 8- or 10-bits wide at 84 or 105 MHz. See Figures 32 and 33.

Signals can be driven into APEX II devices before and during power-up without damaging the device. In addition, APEX II devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX II devices operate as specified by the user.

General-Purpose PLLs APEX II devices have ClockLock, ClockBoost, and ClockShift features, which use four general-purpose PLLs (separate from the four dedicated True-LVDS PLLs) to provide clock management and clock-frequency synthesis. These PLLs allow designers to increase performance and provide clock-frequency synthesis. The PLL reduces the clock delay within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The PLLs, which provide programmable multiplication, allow the designer to distribute a low-speed clock and multiply that clock on-device. APEX II devices include a high-speed clock tree: unlike ASICs, the user does not have to design and optimize the clock tree. The PLLs work in conjunction with the APEX II device's high-speed clock to provide significant improvements in system performance and bandwidth.

> The PLLs in APEX II devices are enabled through the Quartus II software. External devices are not required to use these features. Table 15 shows the general-purpose PLL features for APEX II devices. Figure 35 shows an APEX II general-purpose PLL.

Table 15. APEX II General-Purpose PLL Features				
Number of PLLs	Number of Feedback Inputs			
4	$m/(n \times k, v)$	8	2	

Figure 35. APEX II General-Purpose PLL Note (1)



ClockShift Circuitry

General-purpose PLLs in APEX II devices have ClockShift circuitry that provides programmable phase shift. Users can enter a phase shift (in degrees or time units) that affects all PLL outputs. Phase shifts of 90°, 180°, and 270° can be implemented exactly. Other values of phase shifting, or delay shifting in time units, are allowed with a resolution range of 0.5 ns to 1.0 ns. This resolution varies with frequency input and the user-entered multiplication and division factors. The phase shift ability is only possible on a multiplied or divided clock if the input and output frequency have an integer multiple relationship (i.e., $f_{\rm IN}/f_{\rm OUT}$ or $f_{\rm OUT}/f_{\rm IN}$ must be an integer).

Clock Enable Signal

APEX II PLLs have a CLKLK_ENA pin for enabling/disabling all device PLLs. When the CLKLK_ENA pin is high, the PLL drives a clock to all its output ports. When the CLKLK_ENA pin is low, the clock0, clock1, and extclock ports are driven by GND and all of the PLLs go out of lock. When the CLKLK_ENA pin goes high again, the PLL relocks.

The individual enable port for each PLL is programmable. If more than one PLL is instantiated, each one does not have to use the clock enable. To enable/disable the device PLLs with the CLKLK_ENA pin, the inclocken port on the altclklock instance must be connected to the CLKLK_ENA input pin.

Lock Signals

The APEX II device PLL circuits support individual LOCK signals. The LOCK signal drives high when the PLL has locked onto the input clock. LOCK remains high as long as the input remains within specification. It will go low if the input is out of specification. A LOCK pin is optional for each PLL used in the APEX II devices; when not used, they are I/O pins. This signal is not available internally; if it is used in the logic array, it must be fed back in with an input pin.

SignalTap Embedded Logic Analyzer Normal SignalTap Embedded Logic Analyzer Normal SignalTap Embedded SignalTap Embedded SignalTap Embedded SignalTap Embedded SignalZap SignalZap Embedded Signal Signal SignalSignal Signal SignalSignal SignalSignalSignal Signal S

APEX II Programmable Logic Device Family Data Sheet

Table 22.	Table 22. APEX II Device DC Operating Conditions Note (7)						
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
lı	Input pin leakage current	$V_{I} = V_{CCIO}$ to 0 V (8)	-10		10	μA	
I _{OZ}	Tri-stated I/O pin leakage current	$V_{O} = V_{CCIO}$ to 0 V (8)	-10		10	μA	
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down	V _I = ground, no load, no toggling inputs, -7 speed grade		10		mA	
	mode)	V _I = ground, no load, no toggling inputs, -8, -9 speed grades		5		mA	
R _{CONF}	Value of I/O pin pull-	V _{CCIO} = 3.0 V (9)	20		50	kΩ	
	up resistor before	V _{CCIO} = 2.375 V (9)	30		80	kΩ	
	and during configuration	V _{CCIO} = 1.71 V (9)	60		150	kΩ	

Table 23. LVTTL Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V _{CCIO}	Output supply voltage		3.0	3.6	V		
VIH	High-level input voltage		1.7	4.1	V		
V _{IL}	Low-level input voltage		-0.5	0.8	V		
I _I	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-5	5	μΑ		
V _{OH}	High-level output voltage	$I_{OH} = -4$ to -24 mA (10)	2.4		V		
V _{OL}	Low-level output voltage	I _{OL} = 4 to 24 mA <i>(10)</i>		0.45	V		

Table 24. LVCMOS Specifications							
Symbol	Parameter	Conditions	Minimum	Maximum	Units		
V _{CCIO}	Output supply voltage		3.0	3.6	V		
V _{IH}	High-level input voltage		1.7	4.1	V		
V _{IL}	Low-level input voltage		-0.5	0.7	V		
I _I	Input pin leakage current	$V_{IN} = 0 V \text{ or } V_{CCIO}$	-10	10	μA		
V _{OH}	High-level output voltage	V _{CCIO} = 3.0, I _{OH} = -0.1 mA	V _{CCIO} – 0.2		V		
V _{OL}	Low-level output voltage	V _{CCIO} = 3.0, I _{OL} = 0.1 mA		0.2	V		

APEX II Programmable Logic Device Family Data Sheet

Table 34. SSTL-3 Class II Specifications							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
V _{CCIO}	Output supply voltage		3.0	3.3	3.6	V	
V _{TT}	Termination voltage		$V_{REF} - 0.05$	V_{REF}	V _{REF} + 0.05	V	
V _{REF}	Reference voltage		1.3	1.5	1.7	V	
V _{IH}	High-level input voltage		V _{REF} + 0.2		$V_{CCIO} + 0.3$	V	
V _{IL}	Low-level input voltage		-0.3		$V_{REF} - 0.2$	V	
V _{OH}	High-level output voltage	I _{OH} = -16 mA (10)	V _{TT} + 0.8			V	
V _{OL}	Low-level output voltage	I _{OL} = 16 mA (10)			V _{TT} – 0.8	V	

Table 35. 3.3-V AGP 2× Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	Output supply voltage		3.15	3.3	3.45	V
V _{REF}	Reference voltage		$0.39 \times V_{\text{CCIO}}$		$0.41 \times V_{\text{CCIO}}$	V
V _{IH}	High-level input voltage (11)		$0.5 imes V_{CCIO}$		V _{CCIO} + 0.5	V
V _{IL}	Low-level input voltage (11)				$0.3 imes V_{CCIO}$	V
V _{OH}	High-level output voltage	$I_{OUT} = -20 \ \mu A$	$0.9 \times V_{\text{CCIO}}$		3.6	V
V _{OL}	Low-level output voltage	I _{OUT} = 20 μA			$0.1 \times V_{CCIO}$	V
I _I	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA

Table 36. 3.3-V AGP 1× Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	Output supply voltage		3.15	3.3	3.45	V
V _{IH}	High-level input voltage (11)		$0.5 imes V_{CCIO}$		V _{CCIO} + 0.5	V
V _{IL}	Low-level input voltage (11)				$0.3 imes V_{CCIO}$	V
V _{OH}	High-level output voltage	I _{OUT} = -20 μA	$0.9 imes V_{CCIO}$		3.6	V
V _{OL}	Low-level output voltage	I _{OUT} = 20 μA			$0.1 imes V_{CCIO}$	V
I _I	Input pin leakage current	$0 < V_{IN} < V_{CCIO}$	-10		10	μA

Table 44. LVPECL Specifications Note (2)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units			
V _{CCIO}	I/O supply voltage		3.135	3.3	3.465	V			
V _{IL}	Low-level input voltage		800		2,000	mV			
V _{IH}	High-level input voltage		2,100		V _{CCIO}	mV			
V _{OL}	Low-level output voltage		1,450		1,650	mV			
V _{OH}	High-level output voltage		2,275		2,420	mV			
V _{ID}	Differential input voltage		100	600	2,500	mV			
V _{OD}	Differential output voltage		625	800	970	mV			
t _R	Rise time (20 to 80%)		85		325	ps			
t _F	Fall time (20 to 80%)		85		325	ps			

Table 45. HyperTransport Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	I/O supply voltage		2.375	2.5	2.625	V
V _{OD}	Differential output voltage		380	600	820	mV
V _{OCM}	Output common mode voltage	R _{TT} = 100 Ω	500	600	700	mV
V _{ID}	Differential input voltage		300	600	900	mV
V _{ICM}	Input common mode voltage		450	600	750	mV
R _L	Receiver differential input resistor		90	100	110	Ω

Notes to Tables 42 – 45:

(1) Maximum $V_{\mbox{\scriptsize OD}}$ is measured under static conditions.

(2) When APEX II devices drive LVPECL signals, the APEX II LVPECL outputs must be terminated with a resistor network.

Capacitance

Table 46 and Figure 40 provide information on APEX II device capacitance.

Table 48. APEX II	Table 48. APEX II f _{MAX} ESB Timing Parameters						
Symbol	Parameter						
t _{ESBARC}	ESB asynchronous read cycle time						
t _{ESBSRC}	ESB synchronous read cycle time						
t _{ESBAWC}	ESB asynchronous write cycle time						
t _{ESBSWC}	ESB synchronous write cycle time						
t _{ESBWASU}	ESB write address setup time with respect to WE						
t _{ESBWAH}	ESB write address hold time with respect to WE						
t _{ESBWDSU}	ESB data setup time with respect to WE						
t _{ESBWDH}	ESB data hold time with respect to WE						
t _{ESBRASU}	ESB read address setup time with respect to RE						
t _{ESBRAH}	ESB read address hold time with respect to RE						
t _{ESBWESU}	ESB WE setup time before clock when using input register						
t _{ESBDATASU}	ESB data setup time before clock when using input register						
t _{ESBWADDRSU}	ESB write address setup time before clock when using input registers						
t _{ESBRADDRSU}	ESB read address setup time before clock when using input registers						
t _{ESBDATAC01}	ESB clock-to-output delay when using output registers						
t _{ESBDATACO2}	ESB clock-to-output delay without output registers						
t _{ESBDD}	ESB data-in to data-out delay for RAM mode						
t _{PD}	ESB macrocell input to non-registered output						
t _{PTERMSU}	ESB macrocell register setup time before clock						
t _{PTERMCO}	ESB macrocell register clock-to-output delay						

Figure shows the dual-port RAM timing microparameter waveform.

Tables 52 through 67 show the APEX II device ${\rm f}_{\rm MAX}$ and functional timing parameters.

Table 52. EP2A15 f _{MAX} LE Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
t _{SU}	0.25		0.29		0.33		ns	
t _H	0.25		0.29		0.33		ns	
t _{CO}		0.18		0.20		0.23	ns	
t _{LUT}		0.53		0.61		0.70	ns	

Table 53. EP2A15 f _{MAX} ESB Timing Parameters								
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit	
	Min	Max	Min	Мах	Min	Max		
t _{ESBARC}		1.28		1.47		1.69	ns	
t _{ESBSRC}		2.49		2.86		3.29	ns	
t _{ESBAWC}		2.20		2.53		2.91	ns	
t _{ESBSWC}		3.02		3.47		3.99	ns	
t _{ESBWASU}	- 0.55		- 0.64		- 0.73		ns	
t _{ESBWAH}	0.15		0.18		0.20		ns	
t _{ESBWDSU}	0.37		0.43		0.49		ns	
t _{ESBWDH}	0.16		0.18		0.21		ns	
t _{ESBRASU}	0.84		0.96		1.11		ns	
t _{ESBRAH}	0.00		0.00		0.00		ns	
t _{ESBWESU}	0.14		0.16		0.19		ns	
t _{ESBDATASU}	- 0.02		- 0.03		- 0.03		ns	
t _{ESBWADDRSU}	- 0.40		- 0.46		- 0.53		ns	
t _{ESBRADDRSU}	- 0.38		- 0.44		- 0.51		ns	
t _{ESBDATAC01}		1.30		1.50		1.72	ns	
t _{ESBDATACO2}		1.84		2.12		2.44	ns	
t _{ESBDD}		2.42		2.78		3.19	ns	
t _{PD}		1.69		1.94		2.23	ns	
t _{PTERMSU}	1.10		1.26		1.45		ns	
t _{PTERMCO}		0.82		0.94		1.08	ns	

APEX II Programmable Logic Device Family Data Sheet

Table 59. EP2A25 Minimum Pulse Width Timing Parameters									
Symbol	Symbol -7 Speed Grade		-8 Spee	-8 Speed Grade		-9 Speed Grade			
	Min	Max	Min	Мах	Min	Мах]		
t _{CH}	1.00		1.50		2.12		ns		
t _{CL}	1.00		1.50		2.12		ns		
t _{CLRP}	0.13		0.15		0.17		ns		
t _{PREP}	0.13		0.15		0.17		ns		
t _{ESBCH}	1.00		1.50		2.12		ns		
t _{ESBCL}	1.00		1.50		2.12		ns		
t _{ESBWP}	1.12		1.28		1.48		ns		
t _{ESBRP}	0.88		1.02		1.17		ns		

Table 60. EP2A40 f _{MAX} LE Timing Parameters									
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit		
	Min	Мах	Min	Мах	Min	Max			
t _{SU}	0.22		0.26		0.29		ns		
t _H	0.22		0.26		0.29		ns		
t _{CO}		0.16		0.18		0.21	ns		
t _{LUT}		0.48		0.55		0.63	ns		

Table 65. EP2A70	f _{MAX} ESB Timi	ng Paramete	rs				
Symbol	-7 Speed Grade		-8 Spee	ed Grade	-9 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		3.12		3.58		4.12	ns
t _{ESBSRC}		3.11		3.58		4.11	ns
t _{ESBAWC}		4.41		5.07		5.83	ns
t _{ESBSWC}		3.82		4.39		5.05	ns
t _{ESBWASU}	1.73		1.99		2.28		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.87		2.15		2.47		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	2.76		3.17		3.65		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.98		2.27		2.61		ns
t _{ESBDATASU}	1.06		1.22		1.40		ns
t _{ESBWADDRSU}	1.17		1.34		1.54		ns
t _{ESBRADDRSU}	1.02		1.17		1.35		ns
t _{ESBDATAC01}		1.52		1.75		2.01	ns
t _{ESBDATACO2}		2.35		2.71		3.11	ns
t _{ESBDD}		4.43		5.10		5.87	ns
t _{PD}		2.17		2.49		2.87	ns
t _{PTERMSU}	1.40		1.62		1.86		ns
t _{PTERMCO}		1.08		1.24		1.42	ns

Table 66. EP2A70 f _{MAX} Routing Delays									
Symbol	-7 Speed Grade		-8 Speed Grade		-9 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
t _{F1-4}	0.15		0.18		0.20		ns		
t _{F5-20}	1.21		1.39		1.60		ns		
t _{F20+}	1.87		2.15		2.55		ns		