

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

⊡XFI

Product Status	Active
Core Processor	ARM920T
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	150MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	LCD
Ethernet	-
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 3.0V
Operating Temperature	-30°C ~ 70°C (TA)
Security Features	-
Package / Case	256-LFBGA
Supplier Device Package	256-PBGA (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9328mxldvm15r2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Signals and Connections

Table 2. i.MXL Signal Descriptions (Continued)

Signal Name	Function/Notes
	JTAG
TRST	Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller.
TDO	Serial Output for test instructions and data. Changes on the falling edge of TCK.
TDI	Serial Input for test instructions and data. Sampled on the rising edge of TCK.
ТСК	Test Clock to synchronize test logic and control register access through the JTAG port.
TMS	Test Mode Select to sequence the JTAG test controller's state machine. Sampled on the rising edge of TCK.
	DMA
DMA_REQ	DMA Request—external DMA request signal. Multiplexed with SPI1_SPI_RDY.
BIG_ENDIAN	Big Endian—Input signal that determines the configuration of the external chip-select space. If it is driven logic-high at reset, the external chip-select space will be configured to big endian. If it is driven logic-low at reset, the external chip-select space will be configured to little endian. This input must not change state after power-on reset negates or during chip operation.
	ETM
ETMTRACESYNC	ETM sync signal which is multiplexed with A24. ETMTRACESYNC is selected in ETM mode.
ETMTRACECLK	ETM clock signal which is multiplexed with A23. ETMTRACECLK is selected in ETM mode.
ETMPIPESTAT [2:0]	ETM status signals which are multiplexed with A [22:20]. ETMPIPESTAT [2:0] are selected in ETM mode.
ETMTRACEPKT [7:0]	ETM packet signals which are multiplexed with $\overline{\text{ECB}}$, $\overline{\text{LBA}}$, BCLK (burst clock), PA17, A [19:16]. ETMTRACEPKT [7:0] are selected in ETM mode.
	CMOS Sensor Interface
CSI_D [7:0]	Sensor port data
CSI_MCLK	Sensor port master clock
CSI_VSYNC	Sensor port vertical sync
CSI_HSYNC	Sensor port horizontal sync
CSI_PIXCLK	Sensor port data latch clock
	LCD Controller
LD [15:0]	LCD Data Bus—All LCD signals are driven low after reset and when LCD is off.
FLM/VSYNC	Frame Sync or Vsync—This signal also serves as the clock signal output for the gate driver (dedicated signal SPS for Sharp panel HR-TFT).
LP/HSYNC	Line pulse or H sync
LSCLK	Shift clock
ACD/OE	Alternate crystal direction/output enable.
CONTRAST	This signal is used to control the LCD bias voltage as contrast control.
SPL_SPR	Program horizontal scan direction (Sharp panel dedicated signal).
PS	Control signal output for source driver (Sharp panel dedicated signal).



3 Electrical Characteristics

This section contains the electrical specifications and timing diagrams for the i.MXL processor.

3.1 Maximum Ratings

Table 4 provides information on maximum ratings which are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits listed in Recommended Operating Range Table 5 on page 18 or the DC Characteristics table.

Symbol	Rating	Minimum	Maximum	Unit
NV _{DD}	DC I/O Supply Voltage	-0.3	3.3	V
QV _{DD}	DC Internal (core = 150 MHz) Supply Voltage	-0.3	1.9	V
QV _{DD}	DC Internal (core = 200 MHz) Supply Voltage	-0.3	2.0	V
AV _{DD}	DC Analog Supply Voltage	-0.3	3.3	V
BTRFV _{DD}	DC Bluetooth Supply Voltage	-0.3	3.3	V
VESD_HBM	ESD immunity with HBM (human body model)	_	2000	V
VESD_MM	ESD immunity with MM (machine model)	-	100	V
ILatchup	Latch-up immunity	-	200	mA
Test	Storage temperature	-55	150	°C
Pmax	Power Consumption	800 ¹	1300 ²	mW

Table 4	. Maximum	Ratings
---------	-----------	---------

¹ A typical application with 30 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM[®] core-that is, 7x GPIO, 15x Data bus, and 8x Address bus.

² A worst-case application with 70 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM core-that is, 32x GPIO, 30x Data bus, 8x Address bus. These calculations are based on the core running its heaviest OS application at 200MHz, and where the whole image is running out of SDRAM. QVDD at 2.0V, NVDD and AVDD at 3.3V, therefore, 180mA is the worst measurement recorded in the factory environment, max 5mA is consumed for OSC pads, with each toggle GPIO consuming 4mA.

3.2 Recommended Operating Range

Table 5 provides the recommended operating ranges for the supply voltages and temperatures. The i.MXL processor has multiple pairs of VDD and VSS power supply and return pins. QVDD and QVSS pins are used for internal logic. All other VDD and VSS pins are for the I/O pads voltage supply, and each pair of VDD and VSS provides power to the enclosed I/O pads. This design allows different peripheral supply voltage levels in a system.

Because AVDD pins are supply voltages to the analog pads, it is recommended to isolate and noise-filter the AVDD pins from other VDD pins.

For more information about I/O pads grouping per VDD, please refer to Table 2 on page 4.



Electrical Characteristics

Number or Symbol	Parameter	Min	Typical	Мах	Unit
V _{IH}	Input high voltage	0.7V _{DD}	-	Vdd+0.2	V
V _{IL}	Input low voltage	-	-	0.4	V
V _{OH}	Output high voltage (I _{OH} = 2.0 mA)	0.7V _{DD}	-	Vdd	V
V _{OL}	Output low voltage (I _{OL} = -2.5 mA)	-	-	0.4	V
IIL	Input low leakage current (V _{IN} = GND, no pull-up or pull-down)	_	_	±1	μA
IIH	Input high leakage current $(V_{IN} = V_{DD}, no pull-up or pull-down)$	-	-	±1	μA
I _{OH}	Output high current ($V_{OH} = 0.8V_{DD}, V_{DD} = 1.8V$)	4.0	_	-	mA
I _{OL}	Output low current ($V_{OL} = 0.4V$, $V_{DD} = 1.8V$)	-4.0	_	-	mA
I _{OZ}	Output leakage current ($V_{out} = V_{DD}$, output is high impedance)	-	-	±5	μA
C _i	Input capacitance	-	-	5	pF
Co	Output capacitance	-	-	5	pF

Table 6. Maximum and Minimum DC Characteristics (Continued)

3.5 AC Electrical Characteristics

The AC characteristics consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of other signals. All timing specifications are specified at a system operating frequency from 0 MHz to 96 MHz (core operating frequency 150 MHz) with an operating supply voltage from $V_{DD\,min}$ to $V_{DD\,max}$ under an operating temperature from T_L to T_H . All timing is measured at 30 pF loading.

Table 7.	Tristate	Signal	Timing
----------	----------	--------	--------

		Minimum	Maximum	Unit
TRISTATE	Time from TRISTATE activate until I/O becomes Hi-Z	-	20.8	ns

Table 8. 32k/16M Oscillator Signal Timing

Parameter	Minimum	RMS	Maximum	Unit
EXTAL32k input jitter (peak to peak)	_	5	20	ns
EXTAL32k startup time	800	_	_	ms
EXTAL16M input jitter (peak to peak) ¹	-	TBD	TBD	-
EXTAL16M startup time ¹	TBD	_	_	-

¹ The 16 MHz oscillator is not recommended for use in new designs.



4 Functional Description and Application Information

This section provides the electrical information including and timing diagrams for the individual modules of the i.MXL.

4.1 Embedded Trace Macrocell

All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM920T processor's TAP controller, and is assigned scan chain 6. The scan chain consists of a 40-bit shift register comprised of the following:

- 32-bit data field
- 7-bit address field
- A read/write bit

The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit.

A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored. A read or a write takes place when the TAP controller enters the UPDATE-DR state. The timing diagram for the ETM9 is shown in Figure 2. See Table 9 for the ETM9 timing parameters used in Figure 2.




Figure 2. Trace Port Timing Diagram

Table 9. Trace Port Timing	Diagram Parameter Table
----------------------------	-------------------------

Ref No.	Parameter	1.8 ± 0.1 V		3.0 ±	Unit	
nei No.	Falameter	Minimum	Maximum	Minimum	Maximum	Onit
1	CLK frequency	0	85	0	100	MHz
2a	Clock high time	1.3	-	2	-	ns
2b	Clock low time	3	-	2	-	ns
3a	Clock rise time	-	4	-	3	ns
3b	Clock fall time	-	3	_	3	ns



Ref No.	Parameter		1.8 ± 0.1 V			3.0 ± 0.3 V		
Rei NO.	Parameter	Min	Typical	Мах	Min	Typical	Мах	Unit
4a	Clock ¹ rise to Output Enable Valid	2.32	2.62	6.85	2.3	2.6	6.8	ns
4b	Clock ¹ rise to Output Enable Invalid	2.11	2.52	6.55	2.1	2.5	6.5	ns
4c	Clock ¹ fall to Output Enable Valid	2.38	2.69	7.04	2.3	2.6	6.8	ns
4d	Clock ¹ fall to Output Enable Invalid	2.17	2.59	6.73	2.1	2.5	6.5	ns
5a	Clock ¹ rise to Enable Bytes Valid	1.91	2.52	5.54	1.9	2.5	5.5	ns
5b	Clock ¹ rise to Enable Bytes Invalid	1.81	2.42	5.24	1.8	2.4	5.2	ns
5c	Clock ¹ fall to Enable Bytes Valid	1.97	2.59	5.69	1.9	2.5	5.5	ns
5d	Clock ¹ fall to Enable Bytes Invalid	1.76	2.48	5.38	1.7	2.4	5.2	ns
6a	Clock ¹ fall to Load Burst Address Valid	2.07	2.79	6.73	2.0	2.7	6.5	ns
6b	Clock ¹ fall to Load Burst Address Invalid	1.97	2.79	6.83	1.9	2.7	6.6	ns
6c	Clock ¹ rise to Load Burst Address Invalid	1.91	2.62	6.45	1.9	2.6	6.4	ns
7a	Clock ¹ rise to Burst Clock rise	1.61	2.62	5.64	1.6	2.6	5.6	ns
7b	Clock ¹ rise to Burst Clock fall	1.61	2.62	5.84	1.6	2.6	5.8	ns
7c	Clock ¹ fall to Burst Clock rise	1.55	2.48	5.59	1.5	2.4	5.4	ns
7d	Clock ¹ fall to Burst Clock fall	1.55	2.59	5.80	1.5	2.5	5.6	ns
8a	Read Data setup time	5.54	_	-	5.5	_	-	ns
8b	Read Data hold time	0	_	-	0	_	-	ns
9a	Clock ¹ rise to Write Data Valid	1.81	2.72	6.85	1.8	2.7	6.8	ns
9b	Clock ¹ fall to Write Data Invalid	1.45	2.48	5.69	1.4	2.4	5.5	ns
9c	Clock ¹ rise to Write Data Invalid	1.63	_	-	1.62	_	-	ns
10a	DTACK setup time	2.52	-	-	2.5	-	-	ns

Table 12. EIM Bus Timing Parameter Table (Continued)

¹ Clock refers to the system clock signal, HCLK, generated from the System DPLL

4.4.1 **DTACK** Signal Description

The DTACK signal is the external input data acknowledge signal. When using the external DTACK signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external DTACK signal after 1022 HCLK counts have elapsed. Only the CS5 group supports DTACK signal function when the external DTACK signal is used for data acknowledgement.

4.4.2 DTACK Signal Timing

Figure 6 through Figure 9 show the access cycle timing used by chip-select 5. The signal values and units of measure for this figure are found in the associated tables.



Table 14. DTACK WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)

Number	Characteristic	3.0 ± 0.3 V		Unit
Number	onaracteristic	Minimum	Maximum	Onic
12	Wait pulse width	1T	1020T	ns
NL 4				•

Note:

1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)

2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear.

3. Address becomes valid and \overline{CS} asserts at the start of read access cycle.

4. The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.

4.4.2.3 WAIT Write Cycle without DMA




Figure 8. WAIT Write Cycle without DMA

Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz

Number	Characteristic	3.0 ± 0.3 V					
	Characteristic	Minimum	Maximum	– Unit			
1	CS5 assertion time	See note 2	_	ns			
2	EB assertion time	See note 2	-	ns			
3	CS5 pulse width	3T	-	ns			
4	RW negated before CS5 is negated	2.5T-3.63	2.5T-1.16	ns			
5	RW negated to Address inactive	64.22	-	ns			
6	Wait asserted after CS5 asserted	-	1020T	ns			



Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)

Number	Characteristic	3.0 ± 0.3 V					
		Minimum	Maximum	— Unit			
7	Wait asserted to RW negated	T+2.66	2T+7.96	ns			
8	Data hold timing after RW negated	2T+0.03	-	ns			
9	Data ready after CS5 is asserted	_	Т	ns			
10	EB negated after CS5 is negated	0.5T	0.5T+0.5	ns			
11	Wait becomes low after CS5 asserted	0	1019T	ns			
12	Wait pulse width	1T	1020T	ns			

Note:

1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)

2. CS5 assertion can be controlled by CSA bits. EB assertion can also be programmable by WEA bits in CS5L register.

3. Address becomes valid and \overline{RW} asserts at the start of write access cycle.

4. The external wait input requirement is eliminated when $\overline{CS5}$ is programmed to use internal wait state.

WAIT Write Cycle DMA Enabled 4.4.2.4





Figure 9. WAIT Write Cycle DMA Enabled




Functional Description and Application Information





Functional Description and Application Information










Figure 21. WSC = 1, WWS = 2, WEA = 1, WEN = 2, A.WORD/E.HALF












Functional Description and Application Information














The stop transmission command may occur when the card is in different states. Figure 47 shows the different scenarios on the bus.






Table 24. Timing Values for Figure 43 through Figure 47

Parameter	Symbol	Minimum	Maximum	Unit					
MMC/SD bus clock, CLK (All values are referred to minimum (VIH) and maximum (VIL)									
Command response cycle	NCR	2	64	Clock cycles					
Identification response cycle	NID	5	5	Clock cycles					
Access time delay cycle	NAC	2	TAAC + NSAC	Clock cycles					



Ref No.	Parameter	1.8 ±	0.1 V	3.0 ±	Unit	
	Falameter	Minimum	Maximum	Minimum	Maximum	Onit
1	Hold time (repeated) START condition	182	_	160	-	ns
2	Data hold time	0	171	0	150	ns
3	Data setup time	11.4	_	10	-	ns
4	HIGH period of the SCL clock	80	_	120	-	ns
5	LOW period of the SCL clock	480	_	320	-	ns
6	Setup time for STOP condition	182.4	_	160	_	ns

Table 32. I²C Bus Timing Parameter Table

4.13 Synchronous Serial Interface

The transmit and receive sections of the SSI can be synchronous or asynchronous. In synchronous mode, the transmitter and the receiver use a common clock and frame synchronization signal. In asynchronous mode, the transmitter and receiver each have their own clock and frame synchronization signals. Continuous or gated clock mode can be selected. In continuous mode, the clock runs continuously. In gated clock mode, the clock functions only during transmission. The internal and external clock timing diagrams are shown in Figure 60 through Figure 62.

Normal or network mode can also be selected. In normal mode, the SSI functions with one data word of I/O per frame. In network mode, a frame can contain between 2 and 32 data words. Network mode is typically used in star or ring-time division multiplex networks with other processors or codecs, allowing interface to time division multiplexed networks without additional logic. Use of the gated clock is not allowed in network mode. These distinctions result in the basic operating modes that allow the SSI to communicate with a wide variety of devices.




Figure 59. SSI Transmitter Internal Clock Timing Diagram



Ref No.	Boremeter	1.8 ±	0.1 V	3.0 ±	0.3 V	Unit	
Ref No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit	
18	STCK high to STFS (bl) high ³	_	92.8	0	81.4	ns	
19	SRCK high to SRFS (bl) high ³	-	92.8	0	81.4	ns	
20	STCK high to STFS (bl) low ³	-	92.8	0	81.4	ns	
21	SRCK high to SRFS (bl) low ³	-	92.8	0	81.4	ns	
22	STCK high to STFS (wl) high ³	-	92.8	0	81.4	ns	
23	SRCK high to SRFS (wl) high ³	-	92.8	0	81.4	ns	
24	STCK high to STFS (wl) low ³	-	92.8	0	81.4	ns	
25	SRCK high to SRFS (wl) low ³	-	92.8	0	81.4	ns	
26	STCK high to STXD valid from high impedance	18.01	28.16	15.8	24.7	ns	
27a	STCK high to STXD high	8.98	18.13	7.0	15.9	ns	
27b	STCK high to STXD low	9.12	18.24	8.0	16.0	ns	
28	STCK high to STXD high impedance	18.47	28.5	16.2	25.0	ns	
29	SRXD setup time before SRCK low	1.14	-	1.0	_	ns	
30	SRXD hole time after SRCK low	0	-	0	-	ns	
	Synchronous Internal Clock Oper	ration (Port C	Primary Fund	ction ²)			
31	SRXD setup before STCK falling	15.4	_	13.5	_	ns	
32	SRXD hold after STCK falling	0	_	0	_	ns	
	Synchronous External Clock Ope	ration (Port C	Primary Fun	ction ²)	1		
33	SRXD setup before STCK falling	1.14	_	1.0	_	ns	
34	SRXD hold after STCK falling	0	-	0	-	ns	


Table 33. SSI (Port C Primary Function) Timing Parameter Table (Continued)


¹ All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.


² There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as input, the SSI module selects the input based on status of the FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.

³ bl = bit length; wl = word length.











Ref No.	Parameter	Min	Мах	Unit
1	csi_vsync to csi_hsync	180	-	ns
2	csi_hsync to csi_pixclk	1	-	ns
3	csi_d setup time	1	-	ns
4	csi_d hold time	1	-	ns
5	csi_pixclk high time	10.42	-	ns
6	csi_pixclk low time	10.42	-	ns
7	csi_pixclk frequency	0	48	MHz

Table 35. Gated C	lock Mode Tim	ing Parameters
-------------------	---------------	----------------



The limitation on pixel clock rise time / fall time are not specified. It should be calculated from the hold time and setup time, according to:

Rising-edge latch data

max rise time allowed = (positive duty cycle - hold time) max fall time allowed = (negative duty cycle - setup time)

In most of case, duty cycle is 50 / 50, therefore

max rise time = (period / 2 - hold time) max fall time = (period / 2 - setup time)

For example: Given pixel clock period = 10ns, duty cycle = 50 / 50, hold time = 1ns, setup time = 1ns.


positive duty cycle = 10 / 2 = 5ns => max rise time allowed = 5 - 1 = 4ns negative duty cycle = 10 / 2 = 5ns => max fall time allowed = 5 - 1 = 4ns

Falling-edge latch data

max fall time allowed = (negative duty cycle - hold time) max rise time allowed = (positive duty cycle - setup time)

4.14.2 Non-Gated Clock Mode

Figure 65 shows the timing diagram when the CMOS sensor output data is configured for negative edge and the CSI is programmed to received data on the positive edge. Figure 66 shows the timing diagram when the CMOS sensor output data is configured for positive edge and the CSI is programmed to received data in negative edge. The parameters for the timing diagrams are listed in Table 36.



CSI Latches Data on Pixel Clock Rising Edge



84

5 Pin-Out and Package Information

Table 37 illustrates the package pin assignments for the 256-pin MAPBGA package. For a complete listing of signals, see the Signal Multiplexing Table 3 on page 9.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	NVSS	SD_DAT3	SD_CLK	NVSS	USBD_ AFE	NVDD4	NVSS	UART1_ RTS	UART1_ RXD	NVDD3	N.C.	N.C.	QVDD4	N.C.	N.C.	N.C.	A
в	A24	SD_DAT1	SD_CMD	PB16	USBD_ ROE	USBD_VP	SSI_ RXCLK	SSI_ TXCLK	SPI1_ SCLK	N.C.	N.C.	N.C.	QVSS	N.C.	N.C.	N.C.	в
с	A23	D31	SD_DAT0	PB15	USBD_ RCV	UART2_ CTS	UART2_ RXD	SSI_ RXFS	UART1_ TXD	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	с
D	A22	D30	D29	PB14	USBD_ SUSPND	USBD_ VPO	USBD_ VMO	SSI_ RXDAT	SPI1_ SPI_RDY	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	D
Е	A20	A21	D28	D26	SD_DAT2	USBD_VM	UART2_ RTS	SSI_ TXDAT	SPI1_SS	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	E
F	A18	D27	D25	A19	A16	PB18	UART2_ TXD	SSI_ TXFS	SPI1_ MISO	N.C.	N.C.	REV	N.C.	N.C.	LSCLK	SPL_SPR	F
G	A15	A17	D24	D23	D21	PB17	PB19	UART1_ CTS	SPI1_ MOSI	N.C.	CLS	CONTRAST	ACD/OE	LP/ HSYNC	FLM/ VSYNC	LD1	G
н	A13	D22	A14	D20	NVDD1	NVDD1	NVSS	QVSS	QVDD1	PS	LD0	LD2	LD4	LD5	LD9	LD3	н
J	A12	A11	D18	D19	NVDD1	NVDD1	NVSS	NVDD1	NVSS	NVSS	LD6	LD7	LD8	LD11	QVDD3	QVSS	J
к	A10	D16	A9	D17	NVDD1	NVSS	NVSS	NVDD1	NVDD2	NVDD2	LD10	LD12	LD13	LD14	TMR2OUT	LD15	к
L	A8	A7	D13	D15	D14	NVDD1	NVSS	CAS	тск	TIN	PWMO	CSI_MCLK	CSI_D0	CSI_D1	CSI_D2	CSI_D3	L
м	A5	D12	D11	A6	SDCLK	NVSS	RW	MA10	RAS	RESET_IN	BIG_ ENDIAN	CSI_D4	CSI_ HSYNC	CSI_VSYNC	CSI_D6	CSI_D5	М
N	A4	EB1	D10	D7	A0	D4	PA17	D1	DQM1	RESET_SF [†]	RESET_ OUT	BOOT2	CSI_ PIXCLK	CSI_D7	TMS	TDI	N
Р	A3	D9	EB0	CS3	D6	ECB	D2	D3	DQM3	SDCKE1	BOOT3	BOOT0	TRST	I2C_SCL	I2C_SDA	XTAL32K	Ρ
R	EB2	EB3	A1	CS4	D8	D5	LBA	BCLK ²	D0	DQM0	SDCKE0	POR	BOOT1	TDO	QVDD2	EXTAL32K	R
т	NVSS	A2	ŌĒ	CS5	CS2	CS1	CS0	MA11	DQM2	SDWE	CLKO	AVDD1	TRISTATE	EXTAL16M	XTAL16M	QVSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Table 37. i.MXL 256 MAPBGA Pin Assignments

¹ This signal is not used and should be floated in an actual application.

² burst clock