E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	ARM920T
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	LCD
Ethernet	-
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 3.0V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	225-LFBGA
Supplier Device Package	225-MAPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9328mxlvp20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



[D				-	-				-	
I/O Supply	225 BCA	256 BCA	Pr	imary		Alterna	ate	GP	10	A 161	DIN	AOUT	Default
Voltage	BGA Ball	BGA Ball	Signal	Dir	Pull- Up	Signal	Dir	Mux	Pull -Up	AIN	BIN	AUUT	Default
NVDD2	H13	N13	CSI_PIXC LK	I				PA14	69K				PA14
NVDD2	G14	M13	CSI_HSY NC	I				PA13	69K				PA13
NVDD2	H12	M14	CSI_VSY NC	I				PA12	69K				PA12
NVDD2	G13	N14	CSI_D7	Ι				PA11	69K				PA11
NVDD2	J10	M15	CSI_D6	I				PA10	69K				PA10
NVDD2	G15	M16	CSI_D5	Ι				PA9	69K				PA9
NVDD2	F15	M12	CSI_D4	Ι				PA8	69K				PA8
NVDD2	G12	L16	CSI_D3	Ι				PA7	69K				PA7
NVDD2	F14	L15	CSI_D2	Ι				PA6	69K				PA6
NVDD2	H11	L14	CSI_D1	Ι				PA5	69K				PA5
NVDD2	E14	L13	CSI_D0	Ι				PA4	69K				PA4
NVDD2	E15	L12	CSI_MCL K	0				PA3	69K				PA3
NVDD2	G11	L11	PWMO	0				PA2	69K				PA2
NVDD2	E13	L10	TIN	Ι				PA1	69K			SPI2_ RXD_0	PA1
NVDD2	D14	K15	TMR2OUT	0				PD31	69K		SPI2_ TXD		PD31
NVDD2	F13	K16	LD15	0				PD30	69K				PD30
NVDD2	F12	K14	LD14	0				PD29	69K				PD29
NVDD2	D15	K13	LD13	0				PD28	69K				PD28
NVDD2	C14	K12	LD12	0				PD27	69K				PD27
NVDD2	D13	J14	LD11	0				PD26	69K				PD26
NVDD2	E12	K11	LD10	0				PD25	69K				PD25
NVDD2	C13	H15	LD9	0				PD24	69K				PD24
NVDD2	C12	J13	LD8	0				PD23	69K				PD23
NVDD2	B15	J12	LD7	0				PD22	69K				PD22
NVDD2	B14	J11	LD6	0				PD21	69K				PD21
NVDD2	A15	H14	LD5	0				PD20	69K				PD20
NVDD2	A14	H13	LD4	0				PD19	69K				PD19
NVDD2	B13	H16	LD3	0				PD18	69K				PD18
NVDD2	A13	H12	LD2	0				PD17	69K				PD17
NVDD2	D12	G16	LD1	0				PD16	69K				PD16
NVDD2	B12	H11	LD0	0				PD15	69K				PD15
NVDD2	C11	G15	FLM/VSY NC	0				PD14	69K				PD14

Table 3. MC9328MXLMC9328MXS Signal Multiplexing Scheme (Continued)



[_				-		-		-	
I/O Supply	225	256	P	rimary		Alterna	ite	GF	PIO				
Voltage	BGA Ball	BGA Ball	Signal	Dir	Pull- Up	Signal	Dir	Mux	Pull -Up	AIN	BIN	AOUT	Default
NVDD4	D8	F7	UART2_T XD	0				PB30	69K				PB30
NVDD4	E7	E7	UART2_R TS	I				PB29	69K				PB29
NVDD4	F7	C6	UART2_C TS	0				PB28	69K				PB28
NVDD4	B6	D7	USBD_VM O	0				PB27	69K				PB27
NVDD4	C6	D6	USBD_VP O	0				PB26	69K				PB26
NVDD4	A6	E6	USBD_VM	Ι				PB25	69K				PB25
NVDD4	D6	B6	USBD_VP	I				PB24	69K				PB24
NVDD4	A5	D5	USBD_SU SPND	0				PB23	69K				PB23
NVDD4	B5	C5	USBD_RC V	I/O				PB22	69K				PB22
NVDD4	A4	B5	USBD_RO E	0				PB21	69K				PB21
NVDD4	B4	A5	USBD_AF E	0				PB20	69K				PB20
NVDD4	A3	G7	PB19	I/O					69K				PB19
NVDD4	C4	F6	PB18	I/O					69K				PB18
NVDD4	D4	G6	PB17	0					69K				PB17
NVDD4	B3	B4	PB16	I					69K				PB16
NVDD4	A2	C4	PB15	I					69K				PB15
NVDD4	C3	D4	PB14	I					69K				PB14
NVDD4	A1	B3	SD_CMD	I/O		MS_BS		PB13	69K				PB13
NVDD4	B2	A3	SD_CLK	0		MS_SCLK O		PB12	69K				PB12
NVDD4	B1	A2	SD_DAT3	I/O		MS_SDIO		PB11	69K (pull down)				PB11
NVDD4	C5	E5	SD_DAT2	I/O		MS_SCLK		PB10	69K				PB10
NVDD4	D3	B2	SD_DAT1	I/O		MS_PI1		PB9	69K				PB9
NVDD4	C2	C3	SD_DAT0	I/O		MS_PI0		PB8	69K				PB8
NVDD1	D5	K8	NVDD1	Static									
	G6	A1	NVSS	Static									
NVDD1	E5	H5	NVDD1	Static									
	H6	T1	NVSS	Static				1			1		
QVDD1	J8	H9	QVDD1	Static									
	E6	H8	QVSS	Static									

Table 3. MC9328MXLMC9328MXS Signal Multiplexing Scheme (Continued)



Signals and Connections

	225	256	P	rimary		Altern	ate	GF	PIO				
Voltage	BGA Ball	BGA Ball	Signal	Dir	Pull- Up	Signal	Dir	Mux	Pull -Up	AIN	BIN	AOUT	Default
NVDD1	F5	J5	NVDD	Static									
	J6	K6	NVSS	Static									
NVDD1	G5	K5	NVDD1	Static									
	K6	M6	NVSS	Static									
NVDD1	J5	H6	NVDD1	Static									
	H7	J7	NVSS	Static									
NVDD1	K5	L6	NVDD1	Static									
	J7	J7	NVSS	Static									
NVDD1	L5	L6	NVDD1	Static									
	G8	K7	NVSS	Static									
NVDD1	L5	J8	NVDD1	Static									
	H8	L7	NVSS	Static									
	K7	T16	QVSS	Static									
NVDD2	H10	K10	NVDD2	Static									
	G9	J10	NVSS	Static									
QVDD3	F11	J15	QVDD3	Static									
	G10	J16	QVSS	Static									
NVDD2	C15	K9	NVDD2	Static									
	H9	J9	NVSS	Static									
QVDD4	D7	A13	QVDD4	Static									
	L13	B13	QVSS	Static									
NVDD3	D9	A10	NVDD3	Static									
	J9	A7	NVSS	Static									
	K9	A4	NVSS	Static									
NVDD4	G7	A6	NVDD4	Static									
NVDD1	F6		NVDD1	Static									
NVDD1	L6		NVDD1	Static									
NVDD1	M6		NVDD1	Static									
NVDD1	K8		NVDD1	Static									
	L10		NVSS	Static									
	L11		NVSS	Static									
	M11		NVSS	Static									

Table 3. MC9328MXLMC9328MXS Signal Multiplexing Scheme (Continued)

 $^1\,$ Pull down this input with 1K $\!\Omega$ resistor to GND.

² External circuit required to drive this input.

 $^3\,$ Tie this input high (to AVDD) or pull down with 1K $\!\Omega$ resistor to GND.

⁴ Pull up this output with a resistor to NVDD2.



4.3 Reset Module

The timing relationships of the Reset module with the POR and RESET_IN are shown in Figure 3 and Figure 4.

NOTE

Be aware that NVDD must ramp up to at least 1.8V before QVDD is powered up to prevent forward biasing.





Ref	Barameter	1.8 ±	0.1 V	3.0 ±	0.3 V	Unit
No.	Falameter	Min	Max	Min	Max	Onit
1	Width of input POWER_ON_RESET	note ¹	_	note ¹	_	_
2	Width of internal POWER_ON_RESET (CLK32 at 32 kHz)	300	300	300	300	ms
3	7K to 32K-cycle stretcher for SDRAM reset	7	7	7	7	Cycles of CLK32
4	14K to 32K-cycle stretcher for internal system reset HRESERT and output reset at pin RESET_OUT	14	14	14	14	Cycles of CLK32
5	Width of external hard-reset RESET_IN	4	-	4	-	Cycles of CLK32
6	4K to 32K-cycle qualifier	4	4	4	4	Cycles of CLK32

¹ POR width is dependent on the 32 or 32.768 kHz crystal oscillator start-up time. Design margin should allow for crystal tolerance, i.MX chip variations, temperature impact, and supply voltage influence. Through the process of supplying crystals for use with CMOS oscillators, crystal manufacturers have developed a working knowledge of start-up time of their crystals. Typically, start-up times range from 400 ms to 1.2 seconds for this type of crystal.

If an external stable clock source (already running) is used instead of a crystal, the width of POR should be ignored in calculating timing for the start-up process.

4.4 External Interface Module

The External Interface Module (EIM) handles the interface to devices external to the i.MXL processor, including the generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown in Figure 5, and Table 12 defines the parameters of signals.



Pof No	Parameter		1.8 ± 0.1 V			3.0 ± 0.3 V		Unit
nei NO.	Falameter	Min	Typical	Max	Min	Typical	Max	Onit
4a	Clock ¹ rise to Output Enable Valid	2.32	2.62	6.85	2.3	2.6	6.8	ns
4b	Clock ¹ rise to Output Enable Invalid	2.11	2.52	6.55	2.1	2.5	6.5	ns
4c	Clock ¹ fall to Output Enable Valid	2.38	2.69	7.04	2.3	2.6	6.8	ns
4d	Clock ¹ fall to Output Enable Invalid	2.17	2.59	6.73	2.1	2.5	6.5	ns
5a	Clock ¹ rise to Enable Bytes Valid	1.91	2.52	5.54	1.9	2.5	5.5	ns
5b	Clock ¹ rise to Enable Bytes Invalid	1.81	2.42	5.24	1.8	2.4	5.2	ns
5c	Clock ¹ fall to Enable Bytes Valid	1.97	2.59	5.69	1.9	2.5	5.5	ns
5d	Clock ¹ fall to Enable Bytes Invalid	1.76	2.48	5.38	1.7	2.4	5.2	ns
6a	Clock ¹ fall to Load Burst Address Valid	2.07	2.79	6.73	2.0	2.7	6.5	ns
6b	Clock ¹ fall to Load Burst Address Invalid	1.97	2.79	6.83	1.9	2.7	6.6	ns
6c	Clock ¹ rise to Load Burst Address Invalid	1.91	2.62	6.45	1.9	2.6	6.4	ns
7a	Clock ¹ rise to Burst Clock rise	1.61	2.62	5.64	1.6	2.6	5.6	ns
7b	Clock ¹ rise to Burst Clock fall	1.61	2.62	5.84	1.6	2.6	5.8	ns
7c	Clock ¹ fall to Burst Clock rise	1.55	2.48	5.59	1.5	2.4	5.4	ns
7d	Clock ¹ fall to Burst Clock fall	1.55	2.59	5.80	1.5	2.5	5.6	ns
8a	Read Data setup time	5.54	_	-	5.5	_	-	ns
8b	Read Data hold time	0	_	-	0	_	-	ns
9a	Clock ¹ rise to Write Data Valid	1.81	2.72	6.85	1.8	2.7	6.8	ns
9b	Clock ¹ fall to Write Data Invalid	1.45	2.48	5.69	1.4	2.4	5.5	ns
9c	Clock ¹ rise to Write Data Invalid	1.63	_	-	1.62	_	-	ns
10a	DTACK setup time	2.52	-	—	2.5	_	—	ns

Table 12. EIM Bus Timing Parameter Table (Continued)

¹ Clock refers to the system clock signal, HCLK, generated from the System DPLL

4.4.1 **DTACK** Signal Description

The DTACK signal is the external input data acknowledge signal. When using the external DTACK signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external DTACK signal after 1022 HCLK counts have elapsed. Only the CS5 group supports DTACK signal function when the external DTACK signal is used for data acknowledgement.

4.4.2 DTACK Signal Timing

Figure 6 through Figure 9 show the access cycle timing used by chip-select 5. The signal values and units of measure for this figure are found in the associated tables.



Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)

Number	Characteristic	3.0 ± 0.3 V					
Number	Characteristic	Minimum	Maximum	Onit			
7	Wait asserted to RW negated	T+2.66	2T+7.96	ns			
8	Data hold timing after RW negated	2T+0.03	_	ns			
9	Data ready after $\overline{CS5}$ is asserted	-	Т	ns			
10	EB negated after CS5 is negated	0.5T	0.5T+0.5	ns			
11	Wait becomes low after $\overline{CS5}$ asserted	0	1019T	ns			
12	Wait pulse width	1T	1020T	ns			

Note:

1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)

2. CS5 assertion can be controlled by CSA bits. EB assertion can also be programmable by WEA bits in CS5L register.

3. Address becomes valid and \overline{RW} asserts at the start of write access cycle.

4. The external wait input requirement is eliminated when $\overline{CS5}$ is programmed to use internal wait state.

WAIT Write Cycle DMA Enabled 4.4.2.4



Figure 9. WAIT Write Cycle DMA Enabled



Number	Characteristic	3.0 ±	0.3 V	l lució
Number	Characteristic	Minimum	Maximum	
1	CS5 assertion time	See note 2	_	ns
2	EB assertion time	See note 2	-	ns
3	CS5 pulse width	ЗТ	-	ns
4	RW negated before CS5 is negated	2.5T-3.63	2.5T-1.16	ns
5	Address inactived after CS negated	_	0.09	ns
6	Wait asserted after CS5 asserted	_	1020T	ns
7	Wait asserted to RW negated	T+2.66	2T+7.96	ns
8	Data hold timing after RW negated	2T+0.03	-	ns
9	Data ready after $\overline{CS5}$ is asserted	_	Т	ns
10	\overline{CS} deactive to next \overline{CS} active	Т	_	ns
11	EB negate after CS negate	0.5T	0.5T+0.5	
12	Wait becomes low after CS5 asserted	0	1019T	ns
13	Wait pulse width	1T	1020T	ns

Table 16. WAIT Write Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz

Note:

1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)

2. CS5 assertion can be controlled by CSA bits. EB assertion also can be programmable by WEA bits in CS5L register.

3. Address becomes valid and \overline{RW} asserts at the start of write access cycle.

4. The external wait input requirement is eliminated when $\overline{CS5}$ is programmed to use internal wait state.

4.4.3 EIM External Bus Timing

The External Interface Module (EIM) is the interface to devices external to the i.MXL, including generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown in Figure 5, and Table 12 defines the parameters of signals.



Functional Description and Application Information







Figure 17. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF















Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register





Functional Description and Application Information



Figure 45. Timing Diagrams at Data Read

Figure 46 shows the basic write operation timing. As with the read operation, after the card response, the data transfer starts after N_{WR} cycles. The data is suffixed with CRC check bits to allow the card to check for transmission errors. The card sends back the CRC check result as a CC status token on the data line. If there was a transmission error, the card sends a negative CRC status (101); otherwise, a positive CRC status (010) is returned. The card expects a continuous flow of data blocks if it is configured to multiple block mode, with the flow terminated by a stop transmission command.



Parameter	Symbol	Minimum	Maximum	Unit				
Command read cycle	NRC	8	-	Clock cycles				
Command-command cycle	NCC	8	-	Clock cycles				
Command write cycle	NWR	2	-	Clock cycles				
Stop transmission cycle	NST	2	2	Clock cycles				
TAAC: Data read access time -1 defined in CSD register bit[119:112] NSAC: Data read access time -2 in CLK cycles (NSAC-100) defined in CSD register bit[111:104]								

Table 24. Timing Values for Figure 43 through Figure 47 (Continued)

4.7.2 SDIO-IRQ and ReadWait Service Handling

In SDIO, there is a 1-bit or 4-bit interrupt response from the SDIO peripheral card. In 1-bit mode, the interrupt response is simply that the SD_DAT[1] line is held low. The SD_DAT[1] line is not used as data in this mode. The memory controller generates an interrupt according to this low and the system interrupt continues until the source is removed (SD_DAT[1] returns to its high level).

In 4-bit mode, the interrupt is less simple. The interrupt triggers at a particular period called the "Interrupt Period" during the data access, and the controller must sample SD_DAT[1] during this short period to determine the IRQ status of the attached card. The interrupt period only happens at the boundary of each block (512 bytes).





ReadWait is another feature in SDIO that allows the user to submit commands during the data transfer. In this mode, the block temporarily pauses the data transfer operation counter and related status, yet keeps the clock running, and allows the user to submit commands as normal. After all commands are submitted, the user can switch back to the data transfer operation and all counter and status values are resumed as access continues.





4.8 Memory Stick Host Controller

The Memory Stick protocol requires three interface signal line connections for data transfers: MS_BS, MS_SDIO, and MS_SCLKO. Communication is always initiated by the MSHC and operates the bus in either four-state or two-state access mode.

The MS_BS signal classifies data on the SDIO into one of four states (BS0, BS1, BS2, or BS3) according to its attribute and transfer direction. BS0 is the INT transfer state, and during this state no packet transmissions occur. During the BS1, BS2, and BS3 states, packet communications are executed. The BS1, BS2, and BS3 states are regarded as one packet length and one communication transfer is always completed within one packet length (in four-state access mode).

The Memory Stick usually operates in four state access mode and in BS1, BS2, and BS3 bus states. When an error occurs during packet communication, the mode is shifted to two-state access mode, and the BS0 and BS1 bus states are automatically repeated to avoid a bus collision on the SDIO.



Ref No.	Parameter	1.8 ±	0.1 V	3.0 ±	Unit	
	Falance	Minimum	Maximum	Minimum	Maximum	Gint
3b	Clock rise time ¹	_	6.67	_	5/10	ns
4a	Output delay time ¹	5.7	-	5	-	ns
4b	Output setup time ¹	5.7	_	5	_	ns

 Table 26. PWM Output Timing Parameter Table (Continued)

¹ C_L of PWMO = 30 pF

4.10 SDRAM Controller

This section shows timing diagrams and parameters associated with the SDRAM (synchronous dynamic random access memory) Controller.





Functional Description and Application Information



Figure 56. USB Device Timing Diagram for Data Transfer to USB Transceiver (TX)

Ref	Parameter	3.0 ±	Unit	
No.	Falanelei	Minimum	Maximum	
1	t _{ROE_VPO} ; USBD_ROE active to USBD_VPO low	83.14	83.47	ns
2	t _{ROE_VMO} ; USBD_ROE active to USBD_VMO high	81.55	81.98	ns
3	t _{VPO_ROE} ; USBD_VPO high to USBD_ROE deactivated	83.54	83.80	ns
4	t_{VMO_ROE} ; USBD_VMO low to USBD_ROE deactivated (includes SE0)	248.90	249.13	ns
5	t _{FEOPT} ; SE0 interval of EOP	160.00	175.00	ns
6	t _{PERIOD} ; Data transfer rate	11.97	12.03	Mb/s

Table 30. USB Device Timing Para	meters for Data Transfer t	o USB Transceiver (TX)
----------------------------------	----------------------------	------------------------











Ref No.	Parameter	Min	Мах	Unit	
1	csi_vsync to csi_hsync	180	-	ns	
2	csi_hsync to csi_pixclk	1	_	ns	
3	csi_d setup time	1	_	ns	
4	csi_d hold time	1	_	ns	
5	csi_pixclk high time	10.42	_	ns	
6	csi_pixclk low time	10.42	_	ns	
7	csi_pixclk frequency	0	48	MHz	

Table 35.	Gated	Clock	Mode	Timing	Parame	ters
-----------	-------	-------	------	--------	--------	------



Table 38. i.MXL 225 MAPBGA Pin Assignments

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	Α	SD_CMD	PB15	PB19	USBD_ ROE	USBD_ SUSPND	USBD_VM	SSI_ RXFS	SSI_ TXCLK	SPI1_SPI_ RDY	SPI1_ SCLK	REV	PS	LD2	LD4	LD5	Α
	в	SD_DAT3	SD_CLK	PB16	USBD_ AFE	USBD_ RCV	USBD_ VMO	SSI_ RXDAT	UART1_ TXD	SPI1_SS	LSCLK	SPL_ SPR	LD0	LD3	LD6	LD7	в
	с	D31	SD_DAT0	PB14	PB18	SD_DAT2	USBD_ VPO	UART2_ RXD	SSI_ TXFS	UART1_ RTS	CONTRAST	FLM/VSYNC	LD8	LD9	LD12	NVDD2	с
	D	A23	A24	SD_DAT1	PB17	NVDD1	USBD_ VP	QVDD4	UART2_ TXD	NVDD3	SPI1_ MOSI	LP/HSYNC	LD1	LD11	TMR2OUT	LD13	D
	Е	A21	A22	D30	D29	NVDD1	QVSS	UART2_ RTS	UART1_ RXD	UART1_ CTS	SPI1_ MISO	ACD/OE	LD10	TIN	CSI_D0	CSI_ MCLK	Е
	F	A20	A19	D28	D27	NVDD1	NVDD1	UART2_ CTS	SSI_ RXCLK	SSI_ TXDAT	CLS	QVDD3	LD14	LD15	CSI_D2	CSI_D4	F
	G	A17	A18	D26	D25	NVDD1	NVSS	NVDD4	NVSS	NVSS	QVSS	PWMO	CSI_D3	CSI_D7	CSI_HSYNC	CSI_D5	G
	Н	A15	A16	D23	D24	D22	NVSS	NVSS	NVSS	NVSS	NVDD2	CSI_D1	CSI_ VSYNC	CSI_ PIXCLK	I2C_SDA	TMS	н
•	J	A14	A12	D21	D20	NVDD1	NVSS	NVSS	QVDD1	NVSS	CSI_D6	I2C_SCL	тск	TDO	BOOT1	BOOT0	J
	к	A13	A11	CS2	D19	NVDD1	NVSS	QVSS	NVDD1	NVSS	D1	BOOT2	TDI	BIG_ ENDIAN	RESET_ OUT	XTAL32K	к
	L	A10	A9	D17	D18	NVDD1	NVDD1	CS5	D2	ECB	NVSS	NVSS	POR	QVSS	XTAL16M	EXTAL32K	L
	М	D16	D15	D13	D10	EB3	NVDD1	CS4	CS1	BCLK ¹	RW	NVSS	BOOT3	QVDD2	RESET_IN	EXTAL16M	М
	Ν	A8	A7	D12	EB0	D9	D8	CS3	CS0	PA17	D0	DQM2	DQM0	SDCKE0	TRISTATE	TRST	Ν
	Ρ	D14	A5	A4	A3	A2	A1	D6	D5	MA10	MA11	DQM1	RAS	SDCKE1	CLKO	RESET_SF ²	Р
	R	A6	D11	EB1	EB2	ŌĒ	D7	A0	SDCLK	D4	LBA	D3	DQM3	CAS	SDWE	AVDD1	R
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

¹ Burst Clock

² This signal is not used and should be floated in an actual application.