



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 18 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 12x10b; D/A 1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 20-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f1619t-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------------------|----------|-----------------|------------------------|-----------|-------|------------|-----------|--------|-------|----------------------|---------------------------|
| Bank | Bank 8 | | | | | | | | | | |
| 40Ch | — | Unimplemented | Unimplemented | | | | | | | | — |
| 40Dh | — | Unimplemented | | | | | _ | | | | _ |
| 40Eh | HIDRVC | — | — | HIDC5 | HIDC4 | — | | — | — | 00 | 00 |
| 40Fh to 412h | _ | Unimplemented | | | | | | | | | — |
| 413h | TMR4 | Timer4 Module | Timer4 Module Register | | | | | | | 0000 0000 | 0000 0000 |
| 414h | PR4 | Timer4 Period F | Timer4 Period Register | | | | | | | 1111 1111 | 1111 1111 |
| 415h | T4CON | ON | | CKPS<2:0> | | OUTPS<3:0> | | | | 0000 0000 | 0000 0000 |
| 416h | T4HLT | PSYNC | CKPOL | CKSYNC | | | MODE<4:0> | | | 0000 0000 | 0000 0000 |
| 417h | T4CLKCON | — | — | — | — | | CS< | :3:0> | | 0000 | 0000 |
| 418h | T4RST | — | _ | | — | | RSEL | _<3:0> | | 0000 | 0000 |
| 419h | — | Unimplemented | l | | | | | | | | _ |
| 41Ah | TMR6 | Timer6 Module | Register | | | | | | | 0000 0000 | 0000 0000 |
| 41Bh | PR6 | Timer6 Period F | Register | | | | | | | 1111 1111 | 1111 1111 |
| 41Ch | T6CON | ON | | CKPS<2:0> | | | OUTP | S<3:0> | | 0000 0000 | 0000 0000 |
| 41Dh | T6HLT | PSYNC | CKPOL | CKSYNC | | | MODE<4:0> | | | 0000 0000 | 0000 0000 |
| 41Eh | T6CLKCON | | | | | | CS< | :3:0> | | 0000 | 0000 |
| 41Fh | T6RST | | _ | _ | _ | | RSEL | <3:0> | | 0000 | 0000 |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F1615/9 only.

2: Unimplemented, read as '1'.

3: PIC16(L)F1615 only.

4: PIC16(L)F1619 only.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------------------|----------|---------------|----------|----------|-------------|----------|----------|--------------|----------|----------------------|---------------------------|
| Banks | \$ 30 | | 1 | | | | | | | | <u></u> |
| F0Ch to F0Eh | _ | Unimplemented | 1 | | | | | | | _ | - |
| F0Fh | CLCDATA | — | — | — | — | MLC4OUT | MLC3OUT | MLC2OUT | MLC1OUT | 0000 | 0000 |
| F10h | CLC1CON | LC1EN | — | LC10UT | LC1INTP | LC1INTN | | LC1MODE<2:0> | | 0-x0 0000 | 0-x0 0000 |
| F11h | CLC1POL | LC1POL | — | | — | LC1G4POL | LC1G3POL | LC1G2POL | LC1G1POL | x xxxx | x xxxx |
| F12h | CLC1SEL0 | _ | — | | | LC1D1 | S<5:0> | | | xx xxxx | xx xxxx |
| F13h | CLC1SEL1 | — | — | | | LC1D2 | S<5:0> | | | xx xxxx | xx xxxx |
| F14h | CLC1SEL2 | — | — | | LC1D3S<5:0> | | | | | xx xxxx | xx xxxx |
| F15h | CLC1SEL3 | — | — | | LC1D4S<5:0> | | | | | xx xxxx | xx xxxx |
| F16h | CLC1GLS0 | LC1G1D4T | LC1G1D4N | LC1G1D3T | LC1G1D3N | LC1G1D2T | LC1G1D2N | LC1G1D1T | LC1G1D1N | xxxx xxxx | xxxx xxxx |
| F17h | CLC1GLS1 | LC1G2D4T | LC1G2D4N | LC1G2D3T | LC1G2D3N | LC1G2D2T | LC1G2D2N | LC1G2D1T | LC1G2D1N | xxxx xxxx | xxxx xxxx |
| F18h | CLC1GLS2 | LC1G3D4T | LC1G3D4N | LC1G3D3T | LC1G3D3N | LC1G3D2T | LC1G3D2N | LC1G3D1T | LC1G3D1N | xxxx xxxx | xxxx xxxx |
| F19h | CLC1GLS3 | LC1G4D4T | LC1G4D4N | LC1G4D3T | LC1G4D3N | LC1G4D2T | LC1G4D2N | LC1G4D1T | LC1G4D1N | xxxx xxxx | xxxx xxxx |
| F1Ah | CLC2CON | LC2EN | _ | LC2OUT | LC2INTP | LC2INTN | | LC2MODE<2:0> | | 0-x0 0000 | 0-x0 0000 |
| F1Bh | CLC2POL | LC2POL | — | _ | — | LC2G4POL | LC2G3POL | LC2G2POL | LC2G1POL | x xxxx | x xxxx |
| F1Ch | CLC2SEL0 | — | — | | | LC2D1 | S<5:0> | | | xx xxxx | xx xxxx |
| F1Dh | CLC2SEL1 | — | — | | | LC2D2 | S<5:0> | | | xx xxxx | xx xxxx |
| F1Eh | CLC2SEL2 | — | — | | | LC2D3 | S<5:0> | | | xx xxxx | xx xxxx |
| F1Fh | CLC2SEL3 | — | — | | | LC2D4 | S<5:0> | | | xx xxxx | xx xxxx |
| F20h | CLC2GLS0 | LC2G1D4T | LC2G1D4N | LC2G1D3T | LC2G1D3N | LC2G1D2T | LC2G1D2N | LC2G1D1T | LC2G1D1N | xxxx xxxx | xxxx xxxx |
| F21h | CLC2GLS1 | LC2G2D4T | LC2G2D4N | LC2G2D3T | LC2G2D3N | LC2G2D2T | LC2G2D2N | LC2G2D1T | LC2G2D1N | xxxx xxxx | xxxx xxxx |
| F22h | CLC2GLS2 | LC2G3D4T | LC2G3D4N | LC2G3D3T | LC2G3D3N | LC2G3D2T | LC2G3D2N | LC2G3D1T | LC2G3D1N | xxxx xxxx | xxxx xxxx |
| F23h | CLC2GLS3 | LC2G4D4T | LC2G4D4N | LC2G4D3T | LC2G4D3N | LC2G4D2T | LC2G4D2N | LC2G4D1T | LC2G4D1N | xxxx xxxx | xxxx xxxx |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F1615/9 only.

2: Unimplemented, read as '1'.

3: PIC16(L)F1615 only.

4: PIC16(L)F1619 only.

PIC16(L)F1615/9







© 2014-2016 Microchip Technology Inc

DS40001770C-page 135

PIC16(L)F1615/9

11.0 CYCLIC REDUNDANCY CHECK (CRC) MODULE

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardware-implemented CRC checksum generator. This module includes the following features:

- · Any standard CRC up to 16 bits can be used
- · Configurable Polynomial
- · Any seed value up to 16 bits can be used
- · Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- Memory scanner for fast CRC calculations on program memory user data
- Software loadable data registers for calculating CRC values not from the memory scanner

11.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using the scanner.

11.2 CRC Functional Overview

The CRC module can be used to detect bit errors in the Flash memory using the built-in memory scanner or through user input RAM. The CRC module can accept up to a 16-bit polynomial with up to a 16-bit seed value. A CRC calculated check value (or checksum) will then be generated into the CRCACC<15:0> registers for user storage. The CRC module uses an XOR shift register implementation to perform the polynomial division required for the CRC calculation.

EXAMPLE 11-1:

Rev. 10-000206A 1/8/2014

```
CRC-16-ANSI
x^{16} + x^{15} + x^2 + 1 (17 bits)
```

Standard 16-bit representation = 0x8005

CRCXORH = 0b1000000 CRCXORL = 0b0000010- ⁽¹⁾

Data Sequence: 0x55, 0x66, 0x77, 0x88 DLEN = 0b0111

PLEN = Ob1111

Data entered into the CRC: SHIFTM = 0: 01010101 01100110 01110111 10001000

SHIFTM = 1: 10101010 01100110 11101110 00010001

Check Value (ACCM = 1):

SHIFTM = 0: 0x32D6 CRCACCH = 0b00110010 CRCACCL = 0b11010110

SHIFTM = 1: 0x6BA2 CRCACCH = 0b01101011 CRCACCL = 0b10100010

Note 1: Bit 0 is unimplemented. The LSb of any CRC polynomial is always '1' and will always be treated as a '1' by the CRC for calculating the CRC check value. This bit will be read in software as a '0'.

11.3 CRC Polynomial Implementation

Any standard polynomial up to 17 bits can be used. The PLEN<3:0> bits are used to specify how long the polynomial used will be. For an x^n polynomial, PLEN = n-2. In an n-bit polynomial the x^n bit and the LSb will be used as a '1' in the CRC calculation because the MSb and LSb must always be a '1' for a CRC polynomial. For example, if using CRC-16-ANSI, the polynomial will look like 0x8005. This will be implemented into the CRCXOR<15:1> registers, as shown in Example 11-1.



EXAMPLE 11-2: CRC LFSR EXAMPLE

© 2014-2016 Microchip Technology Inc.

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | |
|-----------------------------------|---------|---------|---------|------------------------------------|---------|---------|---------|--|--|
| | _ | | | _ | | ADRE | S<9:8> | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit | | | | U = Unimplemented bit, read as '0' | | | | | |

REGISTER 17-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |
| | | |

bit 7-2 Reserved: Do not use.

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 17-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | |
|---------|------------|---------|---------|---------|---------|---------|---------|--|--|
| | ADRES<7:0> | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

17.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 17-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 17-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 17-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10k
$$\Omega$$
 5.0V VDD

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 2µs + TC + [(Temperature - 25°C)(0.05µs/°C)]
The value for TC can be approximated with the following equations:
$$VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = VCHOLD \qquad ;[1] VCHOLD charged to within 1/2 lsb$$

$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD \qquad ;[2] VCHOLD charge response to VAPPLIED$$

$$VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$
Note: Where n = number of bits of the ADC.
Solving for TC:

$$TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$$$

$$TC = -CHOLD(KIC + KSS + KS) ln(1/2047)$$

= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) ln(0.0004885)
= 1.12\mus

Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.37\mu s

Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

23.0 TIMER2/4/6 MODULE

The Timer2/4/6 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- · 8-bit timer register
- · 8-bit period register
- · Selectable external hardware timer Resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- Selectable synchronous/asynchronous operation
- · Alternate clock sources
- Interrupt-on-period

FIGURE 23-1: TIMER2 BLOCK DIAGRAM

- Three modes of operation:
 - Free Running Period
 - One-shot
 - Monostable

See Figure 23-1 for a block diagram of Timer2. See Figure 23-2 for the clock source block diagram.

Note: Three identical Timer2 modules are implemented on this device. The timers are named Timer2, Timer4, and Timer6. All references to Timer2 apply as well to Timer4 and Timer6. All references to T2PR apply as well to T4PR and T6PR.



24.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 24-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 24-6, Figure 24-8, Figure 24-9 and Figure 24-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- · Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 24-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

Note: In Master mode the clock signal output to the SCK pin is also the clock signal input to the peripheral. The pin selected for output with the RxyPPS register must also be selected as the peripheral input with the SSPCLKPPS register.

25.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous Full-Duplex is useful system. mode for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

· Full-duplex asynchronous transmit and receive

- · Two-character input buffer
- · One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 25-1 and Figure 25-2.

The EUSART transmit output (TX_out) is available to the TX/CK pin and internally to the following peripherals:

- Configurable Logic Cell (CLC)
- Data signal modulator (DSM)



FIGURE 25-1: EUSART TRANSMIT BLOCK DIAGRAM

27.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- 4. Clear the PWMxDCH register and bits <7:6> of the PWMxDCL register.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See note below.
 - Configure the CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the ON bit of the T2CON register.
- 6. Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the PWMxOE bit of the PWMxCON register.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - 2: For operation with other peripherals only, disable PWMx pin outputs.

28.10 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in Figure 28-12.

28.10.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

28.10.1.1 Software Generated Shutdown

Setting the SHUTDOWN bit of the CWGxAS0 register will force the CWG into the shutdown state.

When the auto-restart is disabled, the shutdown state will persist as long as the SHUTDOWN bit is set.

When auto-restart is enabled, the SHUTDOWN bit will clear automatically and resume operation on the next rising edge event.

28.10.2 EXTERNAL INPUT SOURCE

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Several input sources can be selected to cause a shutdown condition. All input sources are active-low. The sources are:

- Comparator C1_OUT_sync
- Comparator C2_OUT_sync
- Timer2 TMR2_postscaled
- Timer4 TMR4 postscaled
- Timer6 TMR6 postscaled
- CWGxIN input pin

Shutdown inputs are selected using the CWGxAS1 register (Register 28-6).

| Note: | Shutdown inputs are level sensitive, not |
|-------|---|
| | edge sensitive. The shutdown state can- |
| | not be cleared, except by disabling auto- |
| | shutdown, as long as the shutdown input |
| | level persists. |

28.11 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep when all the following conditions are met:

- · CWG module is enabled
- Input source is active
- HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, then the CPU will go idle during Sleep, but the HFINTOSC will remain active and the CWG will continue to operate. This will have a direct effect on the Sleep mode current.

| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|------------------|----------------------------|------------------|------------------|----------------|------------------|------------------|--------------|
| | — | — | | | WSEL<4:0> | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, read | d as '0' | |
| u = Bit is unch | nanged | x = Bit is unk | nown | -n/n = Value a | at POR and BC | R/Value at all o | other Resets |
| '1' = Bit is set | | '0' = Bit is cle | eared | q = Value dep | ends on condi | tion | |
| | | | | | | | |
| bit 7-5 | Unimplemer | ted: Read as | '0' | | | | |
| bit 4-0 | WSEL<4:0>: | SMT1 Window | w Selection bits | S | | | |
| | 11111 = Res | served | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 11000 = Res | served | | | | | |
| | 10111 = MFI | NTOSC/16 | | | | | |
| | 10110 = AT1 | _perclk | | | | | |
| | 10101 = LFII 10100 = PW | M4 out | | | | | |
| | 10011 = PW | M3 out | | | | | |
| | 10010 = SM | T2_match | | | | | |
| | 10001 = Res | served | | | | | |
| | 10000 = IMI | R0_overflow | | | | | |
| | 01111 = TMI | R3_overflow | | | | | |
| | 01101 = TMI | R1 overflow | | | | | |
| | 01100 = LC4 | l_out | | | | | |
| | 01011 = LC3 | 3_out | | | | | |
| | 01010 = LC2 | 2_out | | | | | |
| | 01001 = LC | R6 postscaled | 1 | | | | |
| | 00111 = TMI | R4 postscaled | | | | | |
| | 00110 = TMI | R2_postscaled | l | | | | |
| | 00101 = ZCI | D1_out | | | | | |
| | 00100 = CCI | P2_out | | | | | |
| | 00011 = CCI | DUT svnc | | | | | |
| | 00001 = C10 | DUT_sync | | | | | |
| | 00000 = SM | TWINx pin | | | | | |
| | | | | | | | |

REGISTER 30-5: SMT1WIN: SMT1 WINDOW INPUT SELECT REGISTER

REGISTER 31-5: ATXRESH: ANGULAR TIMER RESOLUTION HIGH REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x/u | R/W-x/u |
|-------|-----|-----|-----|-----|-----|----------|---------|
| — | — | — | — | — | — | RES<9:8> | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition |

| bit 7-2 | Unimplemented: Read as '0 |
|---------|---------------------------|
|---------|---------------------------|

bit 1-0 **RES<9:8>:** ATxRES Most Significant bits, the Phase Counter Resolution

Note 1: Writing to this register resets VALID bit of the ATxCON1 (Register 31-2); output signals are inhibited for at least two input cycles.

2: This register is not guarded for atomic access, and should only be accessed while the timer is not running.

REGISTER 31-6: ATXRESL: ANGULAR TIMER RESOLUTION LOW REGISTER

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-------------|---------|---------|---------|---------|---------|---------|---------|
| | | | RES | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| I a manuali | | | | | | | |

| Legena: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition |

bit 7-0 **RES<7:0>:** ATxRES Least Significant bits, the Phase Counter Resolution

- **Note 1:** Writing to this register resets VALID bit of the ATxCON1 (Register 31-2); output signals are inhibited for at least two input cycles.
 - 2: This register is not guarded for atomic access, and should only be accessed while the timer is not running.





PIC16(L)F1615/9

| BCF | Bit Clear f | | |
|------------------|---|--|--|
| Syntax: | [label] BCF f,b | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | |
| Operation: | $0 \rightarrow (f \le b >)$ | | |
| Status Affected: | None | | |
| Description: | Bit 'b' in register 'f' is cleared. | | |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|---|
| Syntax: | [label]BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

| BRA | Relative Branch | | | |
|------------------|---|--|--|--|
| Syntax: | [<i>label</i>] BRA label [<i>label</i>] BRA \$+k | | | |
| Operands: | -256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255 | | | |
| Operation: | $(PC) + 1 + k \rightarrow PC$ | | | |
| Status Affected: | None | | | |
| Description: | Add the signed 9-bit literal 'k' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruc- tion. This branch has a limited range. | | | |

| BRW | Relative Branch with W | | |
|------------------|--|--|--|
| Syntax: | [<i>label</i>] BRW | | |
| Operands: | None | | |
| Operation: | $(PC) + (W) \rightarrow PC$ | | |
| Status Affected: | None | | |
| Description: | Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + (W) This instruction is a 2-cycle instruc- tion. | | |

| BTFSS | Bit Test f, Skip if Set |
|------------------|---|
| Syntax: | [label] BTFSS f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ |
| Operation: | skip if (f) = 1 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. |

| CALL | Call Subroutine |
|------------------|---|
| Syntax: | [<i>label</i>] CALL k |
| Operands: | $0 \le k \le 2047$ |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11> |
| Status Affected: | None |
| Description: | Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion. |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [label] BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | 1 → (f) |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| XORLW | Exclusive OR literal with W | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [label] XORLW k | | | | |
| Operands: | $0 \le k \le 255$ | | | | |
| Operation: | (W) .XOR. $k \rightarrow (W)$ | | | | |
| Status Affected: | Z | | | | |
| Description: | The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register. | | | | |

| XORWF | Exclusive OR W with f | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [<i>label</i>] XORWF f,d | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | |
| Operation: | (W) .XOR. (f) \rightarrow (destination) | | | | |
| Status Affected: | Z | | | | |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | |

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 36-91: Comparator Hysteresis, NP Mode (CxSP = 1), VDD = 5.5V, Typical Measured Values, PIC16F1615/9 Only.



FIGURE 36-92: Comparator Offset, NP Mode (CxSP = 1), VDD = 5.0V, Typical Measured Values at 25°C, PIC16F1615/9 Only.



FIGURE 36-93: Comparator Offset, NP Mode (CxSP = 1), VDD = 5.5V, Typical Measured Values From -40°C to 125°C, PIC16F1615/9 Only.



FIGURE 36-94: Comparator Response Time Over Voltage, NP Mode (CxSP = 1), Typical Measured Values, PIC16LF1615/9 Only.



FIGURE 36-95: Comparator Response Time Over Voltage, NP Mode (CxSP = 1), Typical Measured Values, PIC16F1615/9 Only.



FIGURE 36-96: Comparator Output Filter Delay Time Over Temp., NP Mode (CxSP = 1), Typical Measured Values, PIC16LF1615/9 Only.

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

| l | Units | | MILLIMETERS | | | |
|--------------------------|-------|-----------|-------------|------|--|--|
| Dimension Limits | | MIN | NOM | MAX | | |
| Number of Pins | Ν | 20 | | | | |
| Pitch | е | 1.27 BSC | | | | |
| Overall Height | А | - | - | 2.65 | | |
| Molded Package Thickness | A2 | 2.05 | - | - | | |
| Standoff § | A1 | 0.10 | - | 0.30 | | |
| Overall Width | Е | 10.30 BSC | | | | |
| Molded Package Width | E1 | 7.50 BSC | | | | |
| Overall Length | D | 12.80 BSC | | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.75 | | |
| Foot Length | L | 0.40 | - | 1.27 | | |
| Footprint | L1 | 1.40 REF | | | | |
| Lead Angle | Θ | 0° | - | - | | |
| Foot Angle | φ | 0° | - | 8° | | |
| Lead Thickness | С | 0.20 | - | 0.33 | | |
| Lead Width | b | 0.31 | - | 0.51 | | |
| Mold Draft Angle Top | α | 5° | - | 15° | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2