E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1619-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified. See **Section 10.4 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

REGISTER 4-4: DEVID: DEVICE ID REGISTER

	R	R	R	R	R	R			
			DEV<	:13:8>					
	bit 13					bit 8			
R	R	R	R	R	R	R			
DEV<7:0>									
						bit 0			
	R	R R R	R R bit 13 R R R DEV	R R R bit 13	R R R DEV<13:8> bit 13 R R R R DEV<7:0>	R R R R R DEV<13:8> bit 13			

Legend:

R = Readable bit

'1' = Bit is set

bit 13-0 **DEV<13:0>:** Device ID bits

Device	DEVID<13:0> Values						
PIC16F1615	11 0000 0111 1100 (307Ch)						
PIC16LF1615	11 0000 0111 1110 (307Eh)						
PIC16F1619	11 0000 0111 1101 (307Dh)						
PIC16LF1619	11 0000 0111 1111 (307Fh)						

'0' = Bit is cleared

REGISTER 4-5: REVID: REVISION ID REGISTER

		R	R	R	R	R	R		
				REV<	:13:8>				
		bit 13	: 13 bit 8						
R	R	R	R	R	R	R	R		
			REV	<7:0>					
bit 7							bit 0		

Legend:

R = Readable bit '1' = Bit is set

'0' = Bit is cleared

bit 13-0 **REV<13:0>:** Revision ID bits

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
		CWGIE	ZCDIE	CLC4IE	CLC3IE	CLC2IE	CLC1IE
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	כ'				
bit 5	CWGIE: Com	plementary Wa	veform Gene	rator (CWG) Ir	terrupt Enable b	bit	
	1 = Enables	the CWG interr	upt				
bit 1		Cross Detection	n (ZCD) Inter	rupt Epoblo bit			
DIL 4		the ZCD interru	in (ZCD) inten	iupi Enable bii			
	0 = Disables	the ZCD intern	upt				
bit 3	CLC4IE: Con	figurable Logic	Block 4 Interi	rupt Enable bit			
	1 = Enables	the CLC 4 inter	rupt	-			
	0 = Disables	the CLC 4 inte	rrupt				
bit 2	CLC3IE: Con	figurable Logic	Block 3 Interi	rupt Enable bit			
	1 = Enables	the CLC 3 inter	rupt				
	0 = Disables	the CLC 3 inte	rrupt				
bit 1	CLC2IE: Con	figurable Logic	Block 2 Interi	rupt Enable bit			
	1 = Enables	the CLC 2 inter	rupt				
bit 0	CI C1IF: Con	figurable Logic	Block 1 Inter	runt Enable bit			
bit o	1 = Enables i	the CI C 1 inter	runt				
	0 = Disables	the CLC 1 inte	rrupt				
Note: R			must he				
Sec. D	et to enable any p	peripheral inter	rupt.				

REGISTER 7-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

REGISTER 12-19: LATC: PORTC DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATC7 ⁽¹⁾	LATC6 ⁽¹⁾	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	LATC<7:0>: RC<7:0> Output Latch Value bits ⁽¹⁾
	1 = PORTC pin configured as an input (tri-stated)
	0 = PORTC pin configured as an output

Note 1: LATC<7:6> on PIC16(L)F1619 only.

2: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

REGISTER 12-20: ANSELC: PORTC ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	—	—	ANSC3	ANSC2	ANSC1	ANSC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **ANSC<7:6>**: Analog Select between Analog or Digital Function on Pins RC<7:6>, respectively⁽¹⁾ 1 = Analog input. Pin is assigned as analog input⁽²⁾. Digital input buffer disabled.

- 0 = Digital I/O. Pin is assigned to port or digital special function.
- bit 5-4 Unimplemented: Read as '0'

bit 3-0 **ANSC<3:0>**: Analog Select between Analog or Digital Function on Pins RC<3:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽²⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: ANSC<7:6> on PIC16(L)F1619 only.

2: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

18.0 8-BIT DIGITAL-TO-ANALOG CONVERTER (DAC1) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 256 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- · ADC input channel
- DACxOUT1 pin

The Digital-to-Analog Converter (DAC) is enabled by setting the DAC1EN bit of the DAC1CON0 register.

EQUATION 18-1: DAC OUTPUT VOLTAGE

 $\frac{IF DACIEN = 1}{VOUT} = \left((VSOURCE+ - VSOURCE-) \times \frac{DACIR[7:0]}{2^8} \right) + VSOURCE-$ VSOURCE+ = VDD, VREF, or FVR BUFFER 2 VSOURCE- = VSS

18.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section35.0 "Electrical Specifications"**.

18.3 DAC Voltage Reference Output

The DAC voltage can be output to the DACxOUT1 pin by setting the DAC1OE1 bit of the DAC1CON0 register. Selecting the DAC reference voltage for output on the DACxOUT1 pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACxOUT1 pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to either DACxOUT1 pin. Figure 18-2 shows an example buffering technique.

18.1 Output Voltage Selection

The DAC has 256 voltage level ranges. The 256 levels are set with the DAC1R<7:0> bits of the DAC1CON1 register.

The DAC output voltage is determined by Equation 18-1:

19.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section35.0 "Electrical Specifications"** for more information.

19.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section22.5 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

19.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from a comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 19-2) and the Timer1 Block Diagram (Figure 22-1) for more information.

19.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

19.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC output
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See Section15.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section18.0 "8-bit Digital-to-Analog Converter (DAC1) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

19.7 Comparator Negative Input Selection

The CxNCH<2:0> bits of the CMxCON1 register direct an analog input pin or analog ground to the inverting input of the comparator:

- CxIN0- pin
- CxIN1- pin
- CxIN2- pin
- CxIN3- pin
- Analog Ground
- FVR_buffer2

Some inverting input selections share a pin with the operational amplifier output function. Enabling both functions at the same time will direct the operational amplifier output to the comparator inverting input.

Note: To use CxINy+ and CxINy- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

21.2 Register Definitions: Option Register

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>				
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writab	le bit	U = Unimplei	mented bit, read	d as '0'				
u = Bit is unc	hanged	x = Bit is ur	nknown	-n/n = Value	at POR and BC	R/Value at all o	other Resets			
'1' = Bit is set	t	'0' = Bit is o	leared							
bit 7	WPUEN: We	ak Pull-Up E	nable bit							
	1 = All weak	pull-ups are	disabled (except	t MCLR, if it is	enabled)					
	0 = Weak pu	Il-ups are ena	abled by individu	al WPUx latch	values					
bit 6	INTEDG: Inte	errupt Edge S	rrupt Edge Select bit							
	1 = Interrupt	1 = Interrupt on rising edge of INT pin								
		on failing edg								
bit 5	TMR0CS: Ti	mer0 Clock S	ource Select bit							
	1 = Iransitio	n on TUCKI p	in No clock (Eosc/	4)						
hit 4		mar Source	Edge Select hit	+)						
DIL 4		IMRUSE: IIMErU Source Edge Select Dit								
	0 = Incremer	\perp = increment on high-to-low transition on LUCKI pln 0 = Increment on low-to-high transition on TOCKI pin								
bit 3	PSA: Presca	ler Assianme	ent bit							
	1 = Prescale	1 = Prescaler is not assigned to the Timer0 module								
	0 = Prescale	0 = Prescaler is assigned to the Timer0 module								
bit 2-0	PS<2:0>: Pr	escaler Rate	Select bits							
	Bit	Value Time	r0 Rate							
		000 1 :	2							
		001 1	4							
			8							
			32							
		101 1	64							

REGISTER 21-1: OPTION_REG: OPTION REGISTER

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1:128

1:256

110

111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON2		-	rrigsel<4:	0>			—	—	205
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	105
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA			230	
TMR0	Holding Register for the 8-bit Timer0 Count								228*
TRISA	—	—	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	159

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module. * Page provides register information.

Note 1: Unimplemented, read as '1'.



24.6.7 I²C MASTER MODE RECEPTION

Master mode reception (Figure 24-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSP module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

24.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPSR. It is cleared when the SSPxBUF register is read.

24.6.7.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

24.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

24.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the master clocks in a byte from the slave.
- 9. After the eighth falling edge of SCL, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxBUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Master's ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.









R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
ACKTIM	(3) PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN		
bit 7							bit 0		
Legend:									
R = Reada	ible bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'			
u = Bit is u	nchanged	x = Bit is unki	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is	set	'0' = Bit is cle	ared						
bit 7	ACKTIM: Ac 1 = Indicates 0 = Not an A	knowledge Tim the I ² C bus is cknowledge se	e Status bit (l ⁱ in an Acknow quence, clear	² C mode only) ⁽ ledge sequenc ed on 9 th rising	3) e, set on eighth I edge of SCL cl	falling edge of lock	SCL clock		
bit 6	PCIE : Stop C 1 = Enable ir 0 = Stop dete	Condition Interrunterrunterrupt on dete	opt Enable bit option of Stop are disabled	(I ² C mode only condition (2)	/)				
bit 5	SCIE: Start C 1 = Enable ir 0 = Start dete	Condition Interrunt Interrupt on dete Ection interrupts	upt Enable bit oction of Start s are disabled	(I ² C mode only or Restart cond (2)	y) ditions				
bit 4	BOEN: Buffer In SPI Slave 1 = SSP 0 = If ne SSP In I^2 C Master This bit i In I^2 C Slave 1 = SSP state 0 = SSP	 BOEN: Buffer Overwrite Enable bit In SPI Slave mode:⁽¹⁾ SSP1BUF updates every time that a new data byte is shifted in ignoring the BF bit I = SSP1BUF updates every time that a new data byte is shifted in ignoring the BF bit I f new byte is received with BF bit of the SSP1STAT register already set, SSPOV bit of the SSP1CON1 register is set, and the buffer is not updated In I²C Master mode and SPI Master mode: This bit is ignored. In I²C Slave mode: 1 = SSP1BUF is updated and ACK is generated for a received address/data byte, ignoring the state of the SSPOV bit only if the BF bit = 0. 							
bit 3	SDAHT: SDA 1 = Minimum 0 = Minimum	A Hold Time Se I of 300 ns hold I of 100 ns hold	lection bit (I ² C time on SDA time on SDA	C mode only) after the falling after the falling	g edge of SCL g edge of SCL				
bit 2	SBCDE: Slav	ve Mode Bus C	ollision Detec	t Enable bit (I ^{2,}	C Slave mode c	only)			
	If, on the risi BCL1IF bit of 1 = Enable s	ng edge of SC f the PIR2 regis lave bus collisio	L, SDA is sau ster is set, and on interrupts	mpled low whe I bus goes idle	n the module is	s outputting a l	nigh state, the		
	0 = Slave bu	s collision inter	rupts are disa	bled					
bit 1	AHEN: Addre	ess Hold Enabl	e bit (I [∠] C Slav	ve mode only)					
	 Following the eighth falling edge of SCL for a matching received address byte; CKP bit SSP1CON1 register will be cleared and the SCL will be held low. Address holding is disabled 								
bit 0	DHEN: Data	Hold Enable bi	t (I ² C Slave m	node only)					
	1 = Following bit of the 0 = Data hold	g the eighth falli SSP1CON1 re ding is disabled	ing edge of So egister and So	CL for a receive CL is held low.	ed data byte; sla	ave hardware c	lears the CKP		
Note 1:	For daisy-chained when a new byte i SSP1BUF.	SPI operation; s received and	allows the use BF = 1, but ha	er to ignore all ardware contin	but the last rece ues to write the	ived byte. SSP most recent by	OV is still set te to		
2:	This bit has no eff	ect in Slave mo	des that Star	t and Stop cond	dition detection i	is explicitly liste	ed as enabled.		

REGISTER 24-4: SSP1CON3: SSP CONTROL REGISTER 3

3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

TABLE 25-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	-	ANSA2	ANSA1	ANSA0	160
ANSELB ⁽¹⁾	_	_	ANSB5	ANSB4	_	_	_	_	167
ANSELC	ANSC7 ⁽¹⁾	ANSC6 ⁽¹⁾	_	_	ANSC3	ANSC2	ANSC1	ANSC0	174
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	331
CKPPS	—	—	—			CKPPS<4:0>			182, 180
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	105
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	106
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	111
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	330
RXPPS	_	_	_			RXPPS<4:0>			182, 180
RxyPPS	_	_	_		F	RxyPPS<4:0	>		180
TRISA	_	_	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	159
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	166
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	173
TX1REG			EUS	ART Transm	it Data Regis	ster			321*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	329

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission. * Page provides register information.

Note 1: PIC16(L)F1619 only.

2: Unimplemented, read as '1'.

27.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- 4. Clear the PWMxDCH register and bits <7:6> of the PWMxDCL register.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See note below.
 - Configure the CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the ON bit of the T2CON register.
- 6. Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the PWMxOE bit of the PWMxCON register.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - 2: For operation with other peripherals only, disable PWMx pin outputs.

REGISTER 29-3: CLCxSEL0: MULTIPLEXER DATA 0 SELECT REGISTERS

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
—	—		LCxD1S<5:0>								
bit 7							bit 0				
Legend:											
R = Readable b	oit	W = Writable b	it	U = Unimpler	nented bit, read	as '0'					

u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-0	LCxD1S<5:0>: Input Data 1 Selection Control bits
	See Table 29-1 for signal names associated with inputs.

REGISTER 29-4: CLCxSEL1: MULTIPLEXER DATA 1 SELECT REGISTERS

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		LCxD2S<5:0>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD2S<5:0>: Input Data 2 Selection Control bits

See Table 29-1 for signal names associated with inputs.

REGISTER 29-5: CLCxSEL2: MULTIPLEXER DATA 2 SELECT REGISTERS

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		LCxD3S<5:0>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as	'0'
---------------------------------------	-----

bit 5-0 LCxD3S<5:0>: Input Data 3 Selection Control bits See Table 29-1 for signal names associated with inputs.

© 2014-2016 Microchip Technology Inc.

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
CLC3GLS1	LC3G2D4T	LC3G2D4N	LC3G2D3T	LC3G2D3N	LC3G2D2T	LC3G2D2N	LC3G2D1T	LC3G2D1N	407
CLC3GLS2	LC3G3D4T	LC3G3D4N	LC3G3D3T	LC3G3D3N	LC3G3D2T	LC3G3D2N	LC3G3D1T	LC3G3D1N	408
CLC3GLS3	LC3G4D4T	LC3G4D4N	LC3G4D3T	LC3G4D3N	LC3G4D2T	LC3G4D2N	LC3G4D1T	LC3G4D1N	409
CLC3POL	LC3POL	—	—	—	LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	403
CLC3SEL0	—	—			LC3D1	S<5:0>			404
CLC3SEL1	—	—			LC3D2	S<5:0>			404
CLC3SEL2	—	_			LC3D3	S<5:0>			404
CLC3SEL3	—	—		LC3D4S<5:0>					
CLC4CON	LC4EN	—	LC40UT LC4INTP LC4INTN LC4MODE<2:0>				>	402	
CLC4GLS0	LC4G1D4T	LC4G1D4N	LC4G1D3T	LC4G1D3N	LC4G1D2T	LC4G1D2N	LC4G1D1T	LC4G1D1N	406
CLC4GLS1	LC4G2D4T	LC4G2D4N	LC4G2D3T	LC4G2D3N	LC4G2D2T	LC4G2D2N	LC4G2D1T	LC4G2D1N	407
CLC4GLS2	LC4G3D4T	LC4G3D4N	LC4G3D3T	LC4G3D3N	LC4G3D2T	LC4G3D2N	LC4G3D1T	LC4G3D1N	408
CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2N	LC4G4D1T	LC4G4D1N	409
CLC4POL	LC4POL	—	—	—	LC4G4POL	LC4G3POL	LC4G2POL	LC4G1POL	403
CLC4SEL0	—	—			LC4D1	S<5:0>			404
CLC4SEL1	—	—			LC4D2	S<5:0>			404
CLC4SEL2	—	—			LC4D3	S<5:0>			404
CLC4SEL3	—	—			LC4D4	S<5:0>			405
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	105
PIE3	_	—	CWGIE	ZCDIE	CLC4IE	CLC3IE	CLC2IE	CLC1IE	108
PIR3	—	—	CWGIF	ZCDIF	CLC4IF	CLC3IF	CLC2IF	CLC1IF	113
TRISA	—	—	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	159
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	166
TRISC	TRISC7 ⁽²⁾	TRISC6 ⁽²⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	173

TABLE 29-3: SUM	MARY OF REGISTERS ASSOCIATED WITH CLCx (conti	nued)
-----------------	---	-------

— = unimplemented read as '0',. Shaded cells are not used for CLC module. Unimplemented, read as '1'. Legend: Note 1:

2: PIC16(L)F1619 only.

30.6.8 CAPTURE MODE

This mode captures the Timer value based on a rising or falling edge on the SMTWINx input and triggers an interrupt. This mimics the capture feature of a CCP module. The timer begins incrementing upon the SMTxGO bit being set, and updates the value of the SMTxCPR register on each rising edge of SMTWINx, and updates the value of the CPW register on each falling edge of the SMTWINx. The timer is not reset by any hardware conditions in this mode and must be reset by software, if desired. See Figure 30-16 and Figure 30-17.

REGISTER 31-16: ATXIR1: ANGULAR TIMER INTERRUPT FLAG 1 REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
_	—	—	—	_	CC3IF	CC2IF	CC1IF		
bit 7					•		bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on conditi	ion			
bit 7-3	Unimplemen	ted: Read as '	0'						
bit 2	CC3IF: Captu	ure/Compare In	terrupt 3 Flag	bit					
	If CC3MODE = 1 (Capture)								
	1 = Capture interrupt 3 has occurred; captured phase value is in ATxCC3								
	If CC3MODE = 0 (Compare)								
	1 = Compare	e interrupt 3 has occurred							
0 = Compare interrupt 3 has not occurred, or has been cleared									
bit 1 CC2IF: Capture/Compare Interrupt 2 Flag bit									
	If CC2MODE = 1 (Capture)								
	1 = Capture	interrupt 2 has	occurred; cap	tured phase va	alue is in ATXCC	;2			
	If CC2MODE	= 0 (Compare)		or has been c	leareu				
	1 = Compare	e interrupt 2 has	s occurred						

0 = Compare interrupt 2 has not occurred, or has been cleared

bit 0 CC1IF: Capture/Compare Interrupt 1 Flag bit

If CC1MODE = 1 (Capture)

- 1 = Capture interrupt 1 has occurred; captured phase value is in ATxCC1
- 0 = Capture interrupt 1 has not occurred, or has been cleared

If CC1MODE = 0 (Compare)

- 1 = Compare interrupt 1 has occurred
- 0 = Compare interrupt 1 has not occurred, or has been cleared

32.5 PID Control Registers

Long bit name prefixes for the 16-bit PID peripherals are shown in Table 32-1. Refer to **Section 1.1** "**Register and Bit Naming Conventions**" for more information

TABLE 32-1:

Peripheral	Bit Name Prefix				
PID1	PID1				

REGISTER 32-1: PIDxCON: PID CONFIGURATION REGISTER

R/W-0/0	R/HS/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	BUSY	_	_	_	MODE<2:0>		
bit 7							bit 0

Legend:		
HC = Bit is cleared by hardwa	are	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

- 1 = PID module is enabled
- 0 = PID module is disabled

bit 6 **BUSY:** PID module is currently calculating

- bit 5-3 Unimplemented: Read as '0'
- bit 2-0 MODE<2:0>: PID Mode Control bits
 - 11x = Reserved. Do not use.
 - 101 = PID output is the calculated output (current error plus accumulated previous errors) in 2's complement notation
 - 100 = Reserved. Do not use.
 - 011 = (IN<15:0>+SET<15:0>)*K1<15:0> 2's complement signed inputs, with accumulation
 - 010 = (IN<15:0>+SET<15:0>)*K1<15:0> 2's complement signed inputs, without accumulation
 - 001 = (IN<15:0>+SET<15:0>)*K1<15:0> unsigned inputs, with accumulation
 - 000 = (IN<15:0>+SET<15:0>)*K1<15:0> unsigned inputs, without accumulation

XORLW	Exclusive OR literal with W				
Syntax:	[label] XORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .XOR. $k \rightarrow$ (W)				
Status Affected:	Z				
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.				

XORWF	Exclusive OR W with f				
Syntax:	[label] XORWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .XOR. (f) \rightarrow (destination)				
Status Affected:	Z				
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				





TABLE 35-12:	TIMER0 AND TIME	R1 EXTERNAL CLO	CK REQUIREMENTS
--------------	-----------------	-----------------	------------------------

Standar	d Operating	Conditions (u	nless otherwis	e stated)					
Param. No.	Sym.		Characteristic			Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width No Prescaler		0.5 Tcy + 20			ns	
		With Pres		With Prescaler	10			ns	
41*	TT0L	T0CKI Low Pulse Width No Prescaler With Prescaler		0.5 Tcy + 20			ns		
				10			ns		
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 Tcy + 20			ns	
			Synchronous, v	with Prescaler	15			ns	
			Asynchronous		30			ns	
46*	T⊤1L	1L T1CKI Low Time	Synchronous, I	No Prescaler	0.5 Tcy + 20	_	_	ns	
			Synchronous, v	with Prescaler	15	_	_	ns	
			Asynchronous		30			ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value
			Asynchronous		60	_	—	ns	
49*	TCKEZTMR1	Delay from External Clock Edge to Timer Increment			2 Tosc		7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support