

Welcome to [E-XFL.COM](#)


### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, QEI, MMC/SD, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	164
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-LBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc18s57jet256e">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc18s57jet256e</a>

5. Block diagram



aaa-015601

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208	Reset state [1]	Type	Description
P1_12	R9	K7	56	78	N; PU	I/O	<b>GPIO1[5]</b> — General purpose digital input/output pin.
						I	<b>U1_DCD</b> — Data Carrier Detect input for UART1.
						-	<b>R</b> — Function reserved.
						I/O	<b>EMC_D5</b> — External memory data line 5.
						I	<b>T0_CAP1</b> — Capture input 1 of timer 0.
						-	<b>R</b> — Function reserved.
						-	<b>R</b> — Function reserved.
P1_13	R10	H8	60	83	N; PU	I/O	<b>GPIO1[6]</b> — General purpose digital input/output pin.
						O	<b>U1_TXD</b> — Transmitter output for UART1.
						-	<b>R</b> — Function reserved.
						I/O	<b>EMC_D6</b> — External memory data line 6.
						I	<b>T0_CAP0</b> — Capture input 0 of timer 0.
						-	<b>R</b> — Function reserved.
						-	<b>R</b> — Function reserved.
P1_14	R11	J8	61	85	N; PU	I/O	<b>GPIO1[7]</b> — General purpose digital input/output pin.
						I	<b>U1_RXD</b> — Receiver input for UART1.
						-	<b>R</b> — Function reserved.
						I/O	<b>EMC_D7</b> — External memory data line 7.
						O	<b>T0_MAT2</b> — Match output 2 of timer 0.
						-	<b>R</b> — Function reserved.
						-	<b>R</b> — Function reserved.
P1_15	T12	K8	62	87	N; PU	I/O	<b>GPIO0[2]</b> — General purpose digital input/output pin.
						O	<b>U2_TXD</b> — Transmitter output for USART2.
						-	<b>R</b> — Function reserved.
						I	<b>ENET_RXD0</b> — Ethernet receive data 0 (RMII/MII interface).
						O	<b>T0_MAT1</b> — Match output 1 of timer 0.
						-	<b>R</b> — Function reserved.
						I/O	<b>EMC_D8</b> — External memory data line 8.
-	<b>R</b> — Function reserved.						

Table 3. Pin description ...continued

Pin name	LPGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
P2_12	E15	B9	106	153	[2]	N; PU	I/O	<b>GPIO1[12]</b> — General purpose digital input/output pin.
							O	<b>CTOUT_4</b> — SCTimer/PWM output 4. Match output 3 of timer 3.
							-	<b>R</b> — Function reserved.
							I/O	<b>EMC_A3</b> — External memory address line 3.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
P2_13	C16	A10	108	156	[2]	N; PU	I/O	<b>GPIO1[13]</b> — General purpose digital input/output pin.
							I	<b>CTIN_4</b> — SCTimer/PWM input 4. Capture input 2 of timer 1.
							-	<b>R</b> — Function reserved.
							I/O	<b>EMC_A4</b> — External memory address line 4.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
P3_0	F13	A8	112	161	[2]	N; PU	I/O	<b>I2S0_RX_SCK</b> — I <sup>2</sup> S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
							O	<b>I2S0_RX_MCLK</b> — I <sup>2</sup> S receive master clock.
							I/O	<b>I2S0_TX_SCK</b> — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I<sup>2</sup>S-bus specification</i> .
							O	<b>I2S0_TX_MCLK</b> — I <sup>2</sup> S transmit master clock.
							I/O	<b>SSP0_SCK</b> — Serial clock for SSP0.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208	Reset state	Type	Description
P4_3	C2	-	7	10	[5] N; PU	I/O	<b>GPIO2[3]</b> — General purpose digital input/output pin.
							O <b>CTOUT_3</b> — SCTimer/PWM output 3. Match output 3 of timer 0.
							O <b>LCD_VD2</b> — LCD data.
							- <b>R</b> — Function reserved.
							- <b>R</b> — Function reserved.
							O <b>LCD_VD21</b> — LCD data.
							I/O <b>U3_BAUD</b> — Baud pin for USART3.
							- <b>R</b> — Function reserved.
P4_4	B1	-	9	14	[5] N; PU	I/O	<b>GPIO2[4]</b> — General purpose digital input/output pin.
							O <b>CTOUT_2</b> — SCTimer/PWM output 2. Match output 2 of timer 0.
							O <b>LCD_VD1</b> — LCD data.
							- <b>R</b> — Function reserved.
							- <b>R</b> — Function reserved.
							O <b>LCD_VD20</b> — LCD data.
							I/O <b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3.
							- <b>R</b> — Function reserved.
P4_5	D2	-	10	15	[2] N; PU	I/O	<b>GPIO2[5]</b> — General purpose digital input/output pin.
							O <b>CTOUT_5</b> — SCTimer/PWM output 5. Match output 3 of timer 3.
							O <b>LCD_FP</b> — Frame pulse (STN). Vertical synchronization pulse (TFT).
							- <b>R</b> — Function reserved.
							- <b>R</b> — Function reserved.
							- <b>R</b> — Function reserved.
							- <b>R</b> — Function reserved.
							- <b>R</b> — Function reserved.

Table 3. Pin description ...continued

Pin name	LPGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
P6_3	P15	-	79	113	[2]	N; PU	I/O	<b>GPIO3[2]</b> — General purpose digital input/output pin.
							O	<b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
							-	<b>R</b> — Function reserved.
							O	<b>EMC_CS1</b> — LOW active Chip Select 1 signal.
							-	<b>R</b> — Function reserved.
							I	<b>T2_CAP2</b> — Capture input 2 of timer 2.
-	<b>R</b> — Function reserved.							
-	<b>R</b> — Function reserved.							
P6_4	R16	F6	80	114	[2]	N; PU	I/O	<b>GPIO3[3]</b> — General purpose digital input/output pin.
							I	<b>CTIN_6</b> — SCTimer/PWM input 6. Capture input 1 of timer 3.
							O	<b>U0_TXD</b> — Transmitter output for USART0.
							O	<b>EMC_CAS</b> — LOW active SDRAM Column Address Strobe.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
-	<b>R</b> — Function reserved.							
-	<b>R</b> — Function reserved.							
-	<b>R</b> — Function reserved.							
P6_5	P16	F9	82	117	[2]	N; PU	I/O	<b>GPIO3[4]</b> — General purpose digital input/output pin.
							O	<b>CTOUT_6</b> — SCTimer/PWM output 6. Match output 2 of timer 1.
							I	<b>U0_RXD</b> — Receiver input for USART0.
							O	<b>EMC_RAS</b> — LOW active SDRAM Row Address Strobe.
							-	<b>R</b> — Function reserved.
							-	<b>R</b> — Function reserved.
-	<b>R</b> — Function reserved.							
-	<b>R</b> — Function reserved.							
P6_6	L14	-	83	119	[2]	N; PU	I/O	<b>GPIO0[5]</b> — General purpose digital input/output pin.
							O	<b>EMC_BLS1</b> — LOW active Byte Lane select signal 1.
							-	<b>R</b> — Function reserved.
							I	<b>USB0_PWR_FAULT</b> — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							-	<b>R</b> — Function reserved.
							I	<b>T2_CAP3</b> — Capture input 3 of timer 2.
-	<b>R</b> — Function reserved.							
-	<b>R</b> — Function reserved.							

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208	Reset state [1]	Type	Description
PD_8	P8	-	-	74	[2] N; PU	-	R — Function reserved.
						I	CTIN_6 — SCTimer/PWM input 6. Capture input 1 of timer 3.
						I/O	EMC_D22 — External memory data line 22.
						-	R — Function reserved.
						I/O	GPIO6[22] — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
PD_9	T11	-	-	84	[2] N; PU	-	R — Function reserved.
						O	CTOUT_13 — SCTimer/PWM output 13. Match output 3 of timer 3.
						I/O	EMC_D23 — External memory data line 23.
						-	R — Function reserved.
						I/O	GPIO6[23] — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
PD_10	P11	-	-	86	[2] N; PU	-	R — Function reserved.
						I	CTIN_1 — SCTimer/PWM input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
						O	EMC_BLS3 — LOW active Byte Lane select signal 3.
						-	R — Function reserved.
						I/O	GPIO6[24] — General purpose digital input/output pin.
						-	R — Function reserved.
						-	R — Function reserved.
PD_11	N9	-	-	88	[2] N; PU	-	R — Function reserved.
						-	R — Function reserved.
						O	EMC_CS3 — LOW active Chip Select 3 signal.
						-	R — Function reserved.
						I/O	GPIO6[25] — General purpose digital input/output pin.
						I/O	USB1_ULPI_D0 — ULPI link bidirectional data line 0.
						O	CTOUT_14 — SCTimer/PWM output 14. Match output 2 of timer 3.
-	R — Function reserved.						

Table 3. Pin description ...continued

Pin name	LBGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
PD_12	N11	-	-	94	[2]	N; PU	-	R — Function reserved.
							-	R — Function reserved.
							O	EMC_CS2 — LOW active Chip Select 2 signal.
							-	R — Function reserved.
							I/O	GPIO6[26] — General purpose digital input/output pin.
							O	CTOUT_10 — SCTimer/PWM output 10. Match output 3 of timer 3.
PD_13	T14	-	-	97	[2]	N; PU	-	R — Function reserved.
							I	CTIN_0 — SCTimer/PWM input 0. Capture input 0 of timer 0, 1, 2, 3.
							O	EMC_BLS2 — LOW active Byte Lane select signal 2.
							-	R — Function reserved.
							I/O	GPIO6[27] — General purpose digital input/output pin.
							O	CTOUT_13 — SCTimer/PWM output 13. Match output 3 of timer 3.
PD_14	R13	-	-	99	[2]	N; PU	-	R — Function reserved.
							-	R — Function reserved.
							O	EMC_DYCS2 — SDRAM chip select 2.
							-	R — Function reserved.
							I/O	GPIO6[28] — General purpose digital input/output pin.
							O	CTOUT_11 — SCTimer/PWM output 11. Match output 3 of timer 2.
PD_15	T15	-	-	101	[2]	N; PU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	EMC_A17 — External memory address line 17.
							-	R — Function reserved.
							I/O	GPIO6[29] — General purpose digital input/output pin.
							I	SD_WP — SD/MMC card write protect input.
O	CTOUT_8 — SCTimer/PWM output 8. Match output 0 of timer 2.							
-	R — Function reserved.							

Table 3. Pin description ...continued

Pin name	LPGA256	TFBGA100	LQFP144	LQFP208		Reset state [1]	Type	Description
PE_3	K12	-	-	118	[2]	N; PU	-	R — Function reserved.
							O	CAN0_TD — CAN transmitter output.
							I	ADCTRIG1 — ADC trigger input 1.
							I/O	EMC_A21 — External memory address line 21.
							I/O	GPIO7[3] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
PE_4	K13	-	-	120	[2]	N; PU	-	R — Function reserved.
							I	NMI — External interrupt input to NMI.
							-	R — Function reserved.
							I/O	EMC_A22 — External memory address line 22.
							I/O	GPIO7[4] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
PE_5	N16	-	-	122	[2]	N; PU	-	R — Function reserved.
							O	CTOUT_3 — SCTimer/PWM output 3. Match output 3 of timer 0.
							O	U1_RTS — Request to Send output for UART1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART1.
							I/O	EMC_D24 — External memory data line 24.
							I/O	GPIO7[5] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
PE_6	M16	-	-	124	[2]	N; PU	-	R — Function reserved.
							O	CTOUT_2 — SCTimer/PWM output 2. Match output 2 of timer 0.
							I	U1_RI — Ring Indicator input for UART1.
							I/O	EMC_D25 — External memory data line 25.
							I/O	GPIO7[6] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
-	R — Function reserved.							



7.4 AHB multilayer matrix




Fig 6. AHB multilayer matrix master and slave connections

7.5 Nested Vectored Interrupt Controller (NVIC)

The NVIC is part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.5.1 Features

- Controls system exceptions and peripheral interrupts.
- On the LPC18S5x/S3x, the NVIC supports 53 vectored interrupts.
- Eight programmable interrupt priority levels, with hardware priority level masking.
- Relocatable vector table.



### 7.13 One-Time Programmable (OTP) memory

The OTP provides 64 bit+ 256 bit of memory for general-purpose use. 256 bit of OTP memory are available to store two AES keys in two memory banks. One bank is encrypted.

### 7.14 General-Purpose I/O (GPIO)

The LPC18S5x/S3x provides 8 GPIO ports with up to 31 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled and input buffer disabled on reset. The input buffer must be turned on in the system control block SFS register before the GPIO input can be read.

#### 7.14.1 Features

- Accelerated GPIO functions:
  - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
  - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
  - All GPIO registers are byte and half-word addressable.
  - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request.
- Two GPIO group interrupts can be triggered by any pin or pins in each port.

### 7.15 AHB peripherals

#### 7.15.1 AES encryption/decryption

The hardware AES engine can decode and encode data using the AES algorithm in conjunction with a 128-bit key.

The AES encryption and decryption features are accessible through the ROM-based AES API.

#### 7.15.2 Features

- On-chip API support for AES encryption and decryption.
- Two 128-bit OTP memories for AES key storage and customer use. One OTP memory bank is encrypted.

- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

### 7.16.2 USART

**Remark:** The LPC18S5x/S3x contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode and a smart card mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.16.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode at a data bit rate of up to 8 Mbit/s.
- Smart card mode conforming to ISO7816 specification

### 7.16.3 SSP serial I/O controller

**Remark:** The LPC18S5x/S3x contain two SSP controllers.

The SSP controller can operate on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full-duplex transfers, with frames of 4 bit to 16 bit of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

#### 7.16.3.1 Features

- Maximum SSP speed in full-duplex mode of 25 Mbit/s; for transmit only 50 Mbit/s (master) and 15 Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication

### 10.4 BOD and band gap static characteristics

**Table 13. BOD static characteristics<sup>[1]</sup>**

$T_{amb} = 25\text{ °C}$ ; simulated values for nominal processing.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{th}$	threshold voltage	interrupt level 0					
		assertion	-	2.25	-	V	
		de-assertion	-	2.33	-	V	
		interrupt level 1					
		assertion	-	2.35	-	V	
		de-assertion	-	2.43	-	V	
		interrupt level 2					
		assertion	-	2.95	-	V	
		de-assertion	-	3.03	-	V	
		interrupt level 3					
		assertion	-	3.05	-	V	
		de-assertion	-	3.13	-	V	
		reset level 0					
		assertion	-	1.9	-	V	
		de-assertion	-	1.98	-	V	
		reset level 1					
		assertion	-	2.0	-	V	
		de-assertion	-	2.08	-	V	
		reset level 2					
		assertion	-	2.1	-	V	
		de-assertion	-	2.18	-	V	
		reset level 3					
		assertion	-	2.2	-	V	
		de-assertion	-	2.28	-	V	

[1] Interrupt and reset levels are selected by writing to the BODLV1/2 bits in the control register CREGE0, see the LPC18xx user manual.

**Table 14. Band gap characteristics**

$V_{DDA(3V3)}$  over specified ranges;  $T_{amb} = -40\text{ °C}$  to  $+105\text{ °C}$ ; unless otherwise specified

Symbol	Parameter		Min	Typ	Max	Unit
$V_{ref(bg)}$	band gap reference voltage	[1]	0.707	0.745	0.783	mV

[1] Based on characterization, not tested in production.

11.2 Wake-up times

Table 17. Dynamic characteristic: Wake-up from Deep-sleep, Power-down, and Deep power-down modes

$T_{amb} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$t_{wake}$	wake-up time	from Sleep mode	<sup>[2]</sup> $3 \times T_{cy(clk)}$	$5 \times T_{cy(clk)}$	-	ns
		from Deep-sleep and Power-down mode	12	51	-	$\mu\text{s}$
		from Deep power-down mode	-	200	-	$\mu\text{s}$
		after reset	-	200	-	$\mu\text{s}$

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2]  $T_{cy(clk)} = 1/\text{CCLK}$  with CCLK = CPU clock frequency.

11.3 External clock for oscillator in slave mode


**Remark:** The input voltage on the XTAL1/2 pins must be  $\leq 1.2\text{ V}$  (see Table 11). For connecting the oscillator to the XTAL pins, also see Section 13.2 and Section 13.4.

Table 18. Dynamic characteristic: external clock

$T_{amb} = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}; V_{DD(I/O)}$  over specified ranges.<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{osc}$	oscillator frequency		1	25	MHz
$T_{cy(clk)}$	clock cycle time		40	1000	ns
$t_{CHCX}$	clock HIGH time		$T_{cy(clk)} \times 0.4$	$T_{cy(clk)} \times 0.6$	ns
$t_{CLCX}$	clock LOW time		$T_{cy(clk)} \times 0.4$	$T_{cy(clk)} \times 0.6$	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.





**Table 29. Dynamic characteristics: Dynamic external memory interface**

Simulated data over temperature and process range;  $C_L = 10\text{ pF}$  for  $EMC\_DYCSn$ ,  $EMC\_RAS$ ,  $EMC\_CAS$ ,  $EMC\_WE$ ,  $EMC\_An$ ;  $C_L = 9\text{ pF}$  for  $EMC\_Dn$ ;  $C_L = 5\text{ pF}$  for  $EMC\_DQMOUTn$ ,  $EMC\_CLKn$ ,  $EMC\_CKEOUTn$ ;  $T_{amb} = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ ;  $V_{DD(IO)} = 3.3\text{ V} \pm 10\%$ ;  $RD = 1$  (see *LPC18xx User manual*);  $EMC\_CLKn$  delays  $CLK0\_DELAY = CLK1\_DELAY = CLK2\_DELAY = CLK3\_DELAY = 0$ .

Symbol	Parameter	Min	Typ	Max	Unit
$T_{cy(clk)}$	clock cycle time	8.4	-	-	ns
<b>Common to read and write cycles</b>					
$t_{d(DYCSV)}$	dynamic chip select valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$5.1 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(DYCS)}$	dynamic chip select hold time	$0.3 + 0.5 \times T_{cy(clk)}$	$0.9 + 0.5 \times T_{cy(clk)}$	-	ns
$t_{d(RASV)}$	row address strobe valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$4.9 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(RAS)}$	row address strobe hold time	$0.5 + 0.5 \times T_{cy(clk)}$	$1.1 + 0.5 \times T_{cy(clk)}$	-	ns
$t_{d(CASV)}$	column address strobe valid delay time	-	$2.9 + 0.5 \times T_{cy(clk)}$	$4.6 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(CAS)}$	column address strobe hold time	$0.3 + 0.5 \times T_{cy(clk)}$	$0.9 + 0.5 \times T_{cy(clk)}$	-	ns
$t_{d(WEV)}$	write enable valid delay time	-	$3.2 + 0.5 \times T_{cy(clk)}$	$5.9 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(WE)}$	write enable hold time	$1.3 + 0.5 \times T_{cy(clk)}$	$1.4 + 0.5 \times T_{cy(clk)}$	-	ns
$t_{d(DQMOUTV)}$	DQMOUT valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$5.0 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(DQMOUT)}$	DQMOUT hold time	$0.2 + 0.5 \times T_{cy(clk)}$	$0.8 + 0.5 \times T_{cy(clk)}$	-	ns
$t_{d(AV)}$	address valid delay time	-	$3.8 + 0.5 \times T_{cy(clk)}$	$6.3 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(A)}$	address hold time	$0.3 + 0.5 \times T_{cy(clk)}$	$0.9 + 0.5 \times T_{cy(clk)}$	-	ns
$t_{d(CKEOUTV)}$	CKEOUT valid delay time	-	$3.1 + 0.5 \times T_{cy(clk)}$	$5.1 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(CKEOUT)}$	CKEOUT hold time	$0.5 \times T_{cy(clk)}$	$0.7 + 0.5 \times T_{cy(clk)}$	-	ns
<b>Read cycle parameters</b>					
$t_{su(D)}$	data input set-up time	-1.5	-0.5	-	ns
$t_{h(D)}$	data input hold time	2.2	0.8	-	ns
<b>Write cycle parameters</b>					
$t_{d(QV)}$	data output valid delay time	-	$3.8 + 0.5 \times T_{cy(clk)}$	$6.2 + 0.5 \times T_{cy(clk)}$	ns
$t_{h(Q)}$	data output hold time	$0.5 \times T_{cy(clk)}$	$0.7 + 0.5 \times T_{cy(clk)}$	-	ns

**Table 30. Dynamic characteristics: Dynamic external memory interface; EMC\_CLK[3:0] delay values**

$T_{amb} = -40\text{ }^\circ\text{C}$  to  $105\text{ }^\circ\text{C}$ ;  $V_{DD(IO)} = 3.3\text{ V} \pm 10\%$ ;  $2.4\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_d$	delay time	delay value [1]				
		$CLKn\_DELAY = 0$	0.0	0.0	0.0	ns
		$CLKn\_DELAY = 1$ [1]	0.4	0.5	0.8	ns
		$CLKn\_DELAY = 2$ [1]	0.7	1.0	1.7	ns
		$CLKn\_DELAY = 3$ [1]	1.1	1.6	2.5	ns
		$CLKn\_DELAY = 4$ [1]	1.4	2.0	3.3	ns
		$CLKn\_DELAY = 5$ [1]	1.7	2.6	4.1	ns
		$CLKn\_DELAY = 6$ [1]	2.1	3.1	4.9	ns
		$CLKn\_DELAY = 7$ [1]	2.5	3.6	5.8	ns

[1] Program the EMC\_CLKn delay values in the EMCDELAYCLK register (see the *LPC18xx User manual*). The delay values must be the same for all SDRAM clocks EMC\_CLKn:  $CLK0\_DELAY = CLK1\_DELAY = CLK2\_DELAY = CLK3\_DELAY$ .

Table 41. LCD panel connections for TFT panels

External pin	TFT 12 bit (4:4:4 mode)		TFT 16 bit (5:6:5 mode)		TFT 16 bit (1:5:5:5 mode)		TFT 24 bit	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCD_VD0	-	-	-	-	-	-	P4_1	RED0
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP
LCD_ENAB /LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE
LCD_PWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR	P7_7	LCDPWR
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN

## 13.2 Crystal oscillator

The crystal oscillator is controlled by the XTAL\_OSC\_CTRL register in the CGU (see *LPC18xx user manual*).

The crystal oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL. The oscillator can operate in one of two modes: slave mode and oscillation mode.

- In slave mode, couple the input clock signal with a capacitor of 100 pF ( $C_C$  in [Figure 41](#)), with an amplitude of at least 200 mV (RMS). The XTAL2 pin in this configuration can be left unconnected.
- External components and models used in oscillation mode are shown in [Figure 42](#), and in [Table 42](#) and [Table 43](#). Since the feedback resistance is integrated on chip, only a crystal and the capacitances  $C_{X1}$  and  $C_{X2}$  need to be connected externally in case of fundamental mode oscillation ( $L$ ,  $C_L$  and  $R_s$  represent the fundamental frequency). Capacitance  $C_P$  in [Figure 42](#) represents the parallel package capacitance and must not be larger than 7 pF. Parameters  $F_C$ ,  $C_L$ ,  $R_s$  and  $C_P$  are supplied by the crystal manufacturer.

Table 42. Recommended values for  $C_{X1/X2}$  in oscillation mode (crystal and external components parameters) low frequency mode

Fundamental oscillation frequency	Maximum crystal series resistance $R_s$	External load capacitors $C_{X1}$ , $C_{X2}$
2 MHz	< 200 $\Omega$	33 pF, 33 pF
	< 200 $\Omega$	39 pF, 39 pF
	< 200 $\Omega$	56 pF, 56 pF
4 MHz	< 200 $\Omega$	18 pF, 18 pF
	< 200 $\Omega$	39 pF, 39 pF
	< 200 $\Omega$	56 pF, 56 pF
8 MHz	< 200 $\Omega$	18 pF, 18 pF
	< 200 $\Omega$	39 pF, 39 pF

### 13.3 RTC oscillator

In the RTC oscillator circuit, only the crystal (XTAL) and the capacitances  $C_{RTCX1}$  and  $C_{RTCX2}$  need to be connected externally. Typical capacitance values for  $C_{RTCX1}$  and  $C_{RTCX2}$  are  $C_{RTCX1/2} = 20$  (typical)  $\pm 4$  pF.

An external clock can be connected to RTCX1 if RTCX2 is left open. The recommended amplitude of the clock signal is  $V_{i(RMS)} = 100$  mV to 200 mV with a coupling capacitance of 5 pF to 10 pF.




Fig 43. RTC 32 kHz oscillator circuit

### 13.4 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

Connect the crystal on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors  $C_{X1}$ ,  $C_{X2}$ , and  $C_{X3}$  in case of third overtone crystal usage have a common ground plane. Also connect the external components to the ground plain. To keep the noise coupled in via the PCB as small as possible, make loops and parasitics as small as possible. Choose smaller values of  $C_{X1}$  and  $C_{X2}$  if parasitics increase in the PCB layout.

Ensure no high-speed or high-drive signals are near the RTCX1/2 signals.

### 13.5 Standard I/O pin configuration

Figure 44 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver enabled/disabled
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital input: Input buffer enabled/disabled
- Analog input

The default configuration for standard I/O pins is input buffer disabled and pull-up enabled. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.

7.20.9	Power control . . . . .	83	19.4	Trademarks . . . . .	150
7.20.10	Code security (Code Read Protection - CRP) . . . . .	84	<b>20</b>	<b>Contact information . . . . .</b>	<b>150</b>
7.21	Emulation and debugging . . . . .	85	<b>21</b>	<b>Contents . . . . .</b>	<b>151</b>
<b>8</b>	<b>Limiting values . . . . .</b>	<b>86</b>			
<b>9</b>	<b>Thermal characteristics . . . . .</b>	<b>87</b>			
<b>10</b>	<b>Static characteristics . . . . .</b>	<b>88</b>			
10.1	Power consumption . . . . .	95			
10.2	Peripheral power consumption . . . . .	98			
10.3	Electrical pin characteristics . . . . .	100			
10.4	BOD and band gap static characteristics . . . . .	104			
<b>11</b>	<b>Dynamic characteristics . . . . .</b>	<b>105</b>			
11.1	Flash/EEPROM memory . . . . .	105			
11.2	Wake-up times . . . . .	106			
11.3	External clock for oscillator in slave mode . . . . .	106			
11.4	Crystal oscillator . . . . .	107			
11.5	IRC oscillator . . . . .	107			
11.6	RTC oscillator . . . . .	107			
11.7	GPCLKIN . . . . .	108			
11.8	I/O pins . . . . .	108			
11.9	I <sup>2</sup> C-bus . . . . .	109			
11.10	I <sup>2</sup> S-bus interface . . . . .	110			
11.11	USART interface . . . . .	111			
11.12	SSP interface . . . . .	113			
11.13	External memory interface . . . . .	117			
11.14	USB interface . . . . .	122			
11.15	Ethernet . . . . .	124			
11.16	SD/MMC . . . . .	125			
11.17	LCD . . . . .	125			
11.18	SPIFI . . . . .	126			
<b>12</b>	<b>ADC/DAC electrical characteristics . . . . .</b>	<b>127</b>			
<b>13</b>	<b>Application information . . . . .</b>	<b>130</b>			
13.1	LCD panel signal usage . . . . .	130			
13.2	Crystal oscillator . . . . .	132			
13.3	RTC oscillator . . . . .	134			
13.4	XTAL and RTCX Printed Circuit Board (PCB) layout guidelines . . . . .	134			
13.5	Standard I/O pin configuration . . . . .	134			
13.6	Reset pin configuration . . . . .	135			
13.7	Suggested USB interface solutions . . . . .	135			
<b>14</b>	<b>Package outline . . . . .</b>	<b>138</b>			
<b>15</b>	<b>Soldering . . . . .</b>	<b>142</b>			
<b>16</b>	<b>Abbreviations . . . . .</b>	<b>146</b>			
<b>17</b>	<b>References . . . . .</b>	<b>147</b>			
<b>18</b>	<b>Revision history . . . . .</b>	<b>148</b>			
<b>19</b>	<b>Legal information . . . . .</b>	<b>149</b>			
19.1	Data sheet status . . . . .	149			
19.2	Definitions . . . . .	149			
19.3	Disclaimers . . . . .	149			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2016. All rights reserved.

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 9 March 2016  
 Document identifier: LPC18S5X\_S3X