





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	77
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 53x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b54l3c6e0y

SPC560B54x/6x Introduction

Table 2. SPC560B54/6x family comparison⁽¹⁾ (continued)

Feature	SPC5	60B54	S	PC560B	60	SPC560B64				
OPWM / ICOC ⁽⁹⁾	13 ch	33 ch	13 ch	33 ch	33 ch	13 ch	33 ch	33 ch	33 ch	
SCI (LINFlex)	4	8	4	8	10	4	8	10	10	
SPI (DSPI)	3	5	3	5	6	3	5	6	6	
CAN (FlexCAN)		6								
I2C					1					
32 KHz oscillator					Yes					
GPIO ⁽¹⁰⁾	77	121	77	121	149	77	121	149	149	
Debug		JTAG N2+								
Package	LQFP 100	LQFP 144	LQFP 100	LQFP 144	LQFP 176	LQFP 100	LQFP 144	LQFP 176	LBGA208 ⁽¹¹⁾	

- 1. Feature set dependent on selected peripheral multiplexing; table shows example.
- 2. Based on 125 $^{\circ}\text{C}$ ambient operating temperature.
- 3. Not shared with 12-bit ADC, but possibly shared with other alternate functions.
- 4. Not shared with 10-bit ADC, but possibly shared with other alternate functions.
- 5. See the eMIOS section of the chip reference manual for information on the channel configuration and functions.
- 6. Each channel supports a range of modes including Modulus counters, PWM generation, Input Capture, Output Compare.
- 7. Each channel supports a range of modes including PWM generation with dead time, Input Capture, Output Compare.
- 8. Each channel supports a range of modes including PWM generation, Input Capture, Output Compare, Period and Pulse width measurement.
- 9. Each channel supports a range of modes including PWM generation, Input Capture, and Output Compare.
- 10. Maximum I/O count based on multiplexing with peripherals.
- 11. LBGA208 available only as development package for Nexus2+.

Block diagram SPC560B54x/6x

2 Block diagram

Figure 1 shows a top-level block diagram of the SPC560B54/6x.

Code Flash Data Flash eDMA JTAG 96 KB 64 KB JTAG Port (Master) Instructions Switch Nexus Port SRAM Flash e200z0h (Master) \times Nexus Controlle Controller 64-bit 2 × 3 Crossbar Data NMI Nexus 2+ MPU (Slave) (Master) (Slave) SIUL Voltage Regulator Interrupt request with Interrupt requests (Slave) NMI wakeup from peripheral functionality blocks \boxtimes MPU INTC Registers WKPU -Clock CMU **FMPLL** MC RGM MC CGM мс рси MC ME SSCM RTC STM SWT **ECSM** BAM Peripheral Bridge SIUL 64 ch 19 ch 10-bit/12-bit 29 ch 10-bit 10 × I²C CTU FlexCAN Reset Control **eMIOS** LINFlex External Interrupt Request 5 ch 12-bit IMUX ADC GPIO & Pad Control I/O LINFlex Serial Communication Interface (LIN support) Legend: ADC Analog-to-Digital Converter MC_CGM Clock Generation Module BAM Boot Assist Module MC_ME Mode Entry Module CMU Clock Monitor Unit MC_PCU Power Control Unit CTU Cross Triggering Unit MC_RGM Reset Generation Module MPU Memory Protection Unit NMI Non-Maskable Interrupt DSPIDeserial Serial Peripheral Interface ECSM Error Correction Status Module eDMA Enhanced Direct Memory Access PIT Periodic Interrupt Timer RTC Real-Time Clock eMIOS Enhanced Modular Input Output System Flash Flash memory SIUL System Integration Unit Lite FlexCAN Controller Area Network SRAM Static Random-Access Memory FMPLL Frequency-Modulated Phase-Locked Loop SSCM System Status Configuration Module GPIO General-purpose input/output I²C Inter-Integrated Circuit bus STM System Timer Module SWT Software Watchdog Timer IMUX Internal Multiplexer VREG Voltage regulator INTC Interrupt Controller WKPU Wakeup Unit JTAG JTAG controller XBAR Crossbar switch

Figure 1. SPC560B54/6x block diagram



Block diagram SPC560B54x/6x

Table 3. SPC560B54/6x series block summary (continued)

Block	Function
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-maskable interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
Real-time counter (RTC)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode)
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	The wakeup unit supports up to 27 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	PC[8]	PC[13]	PH[15]	PJ[4]	PH[8]	PH[4]	PC[5]	PC[0]	PI[0]	PI[1]	PC[2]	PI[4]	PE[15]	PH[11]	NC	NC	А
В	PC[9]	PB[2]	PH[13]	PC[12]	PE[6]	PH[5]	PC[4]	PH[9]	PH[10]	PI[2]	PC[3]	PG[11]	PG[15]	PG[14]	PA[11]	PA[10]	В
С	PC[14]	VDD_H V	PB[3]	PE[7]	PH[7]	PE[5]	PE[3]	VSS_LV	PC[1]	PI[3]	PA[5]	PI[5]	PE[14]	PE[12]	PA[9]	PA[8]	С
D	PH[14]	PI[6]	PC[15]	PI[7]	PH[6]	PE[4]	PE[2]	VDD_L V	VDD_H V	NC	PA[6]	PH[12]	PG[10]	PF[14]	PE[13]	PA[7]	D
E	PG[4]	PG[5]	PG[3]	PG[2]									PG[1]	PG[0]	PF[15]	VDD_H V	Е
F	PE[0]	PA[2]	PA[1]	PE[1]									PH[0]	PH[1]	PH[3]	PH[2]	F
G	PE[9]	PE[8]	PE[10]	PA[0]			VSS_H V	VSS_H V	VSS_H V	VSS_H V			VDD_H V	PI[12]	PI[13]	MSEO	G
Н	VSS_HV	PE[11]	VDD_H V	NC			VSS_H V	VSS_H V	VSS_H V	VSS_H V			MDO3	MDO2	MDO0	MDO1	Н
J	RESET	VSS_LV	NC	NC			VSS_H V	VSS_H V	VSS_H V	VSS_H V			PI[8]	PI[9]	PI[10]	PI[11]	J
K	EVTI	NC	VDD_B V	VDD_L V			VSS_H V	VSS_H V	VSS_H V	VSS_H V			VDD_H V_ADC 1	PG[12]	PA[3]	PG[13]	К
L	PG[9]	PG[8]	NC	EVTO									PB[15]	PD[15]	PD[14]	PB[14]	L
М	PG[7]	PG[6]	PC[10]	PC[11]									PB[13]	PD[13]	PD[12]	PB[12]	М
N	PB[1]	PF[9]	PB[0]	VDD_H V	PJ[0]	PA[4]	VSS_LV	EXTAL	VDD_H V	PF[0]	PF[4]	VSS_H V_ADC 1	PB[11]	PD[10]	PD[9]	PD[11]	N
Р	PF[8]	PJ[3]	PC[7]	PJ[2]	PJ[1]	PA[14]	VDD_L V	XTAL	PB[10]	PF[1]	PF[5]	PD[0]	PD[3]	VDD_H V_ADC 0	PB[6]	PB[7]	Р
R	PF[12]	PC[6]	PF[10]	PF[11]	VDD_H V	PA[15]	PA[13]	PI[14]	XTAL32	PF[3]	PF[7]	PD[2]	PD[4]	PD[7]	VSS_H V_ADC 0	PB[5]	R
Т	NC	NC	NC	мско	NC	PF[13]	PA[12]	PI[15]	EXTAL 32	PF[2]	PF[6]	PD[1]	PD[5]	PD[6]	PD[8]	PB[4]	Т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

NOTE: The LBGA208 is available only as development package for Nexus 2+.

Figure 5. LBGA208 configuration

3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8], PC[0] and PH[9:10] are in input weak pull-up when out of reset.
- RESET pad is driven low by the device till 40 FIRC clock cycles after phase2 completion. Minimum phase3 duration is 40 FIRC cycles.
- Nexus output pads (MDO[n], MCKO, EVTO, MSEO) are forced to output.

16/133 DocID15131 Rev 9



= Not connected

Table 5. System pin descriptions

	Function		type	DECET	Pin number				
Port pin			Pad ty	RESET configuration	LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽¹⁾	
RESET	Bidirectional reset with Schmitt- Trigger characteristics and noise filter.	I/O	М	Input weak pull-up after RGM PHASE2 and 40 FIRC cycles	17	21	29	J1	
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	I/O	X	Tristate	36	50	58	N8	
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.	ı	X	Tristate	34	48	56	P8	

^{1.} LBGA208 available only as development package for Nexus2+.

3.7 Functional port pins

The functional port pins are listed in *Table 6*.



Package pinouts and signal descriptions

	Table 6. Functional port pin descriptions (continued)										
		n(1)			(;		3)		Pin nu	umber	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	VO direction ⁽²⁾ Pad type		RESET configuration ⁽³⁾	LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
		AF0	GPIO[24]	SIUL	I						
		AF1	_	_	_					61	
		AF2	_	_	_						
PB[8]	PCR[24]	AF3	— (8)	_	_	ı	_	39	53		R9
		_	OSC32K_XTAL ⁽⁸⁾	OSC32K	 [(9)						
		_	WKPU[25] ⁽⁵⁾ ADC0_S[0]	WKPU ADC_0	(°)						
			ADC0_S[0] ADC1_S[4]	ADC_0 ADC_1	¦						
		AF0	GPIO[25]	SIUL	i						
		AF1	GF10[25]		<u>'</u>						
		AF2	_		_				52		
		AF3	_	_	_						_
PB[9]	PCR[25]	_	OSC32K_EXTAL ⁽⁸⁾	OSC32K	_	l	_	38		60	Т9
		_	WKPU[26] ⁽⁵⁾	WKPU	I ⁽⁹⁾						
		_	ADC0_S[1]	ADC_0	ı						
		_	ADC1_S[5]	ADC_1	ı						
		AF0	GPIO[26]	SIUL	I/O						
		AF1	_	_	_						
		AF2	_	_	_						
PB[10]	PCR[26]	AF3		_	-	J	Tristate	40	54	62	P9
		_	WKPU[8] ⁽⁵⁾	WKPU							
		_	ADC0_S[2]	ADC_0	!						
			ADC1_S[6]	ADC_1	l						

1

Table 6. Functional port pin descriptions (continued)

		(1) ou(1)			(6)	Pin number					
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 —	GPIO[44] E0UC[12] EIRQ[19] SIN_2	SIUL eMIOS_0 SIUL DSPI_2	I/O I/O — — I	М	Tristate	97	141	173	B4
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] SOUT_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O	S	Tristate	98	142	174	A2
PC[14]	PCR[46]	AF0 AF1 AF2 AF3	GPIO[46] E0UC[14] SCK_2 — EIRQ[8]	SIUL eMIOS_0 DSPI_2 — SIUL	I/O I/O I/O —	S	Tristate	3	3	3	C1
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	GPIO[47] E0UC[15] CS0_2 — EIRQ[20]	SIUL eMIOS_0 DSPI_2 — SIUL	I/O I/O I/O —	M	Tristate	4	4	4	D3



Table 6. Functional port pin descriptions (continued) Alternate function⁽¹⁾ Pin number configuration⁽³⁾ I/O direction⁽²⁾ Pad type RESET **PCR** Port pin **Function Peripheral LQFP LQFP LQFP LBGA** 208⁽⁴⁾ 144 176 100 AF0 GPIO[52] SIUL AF1 AF2 PCR[52] PD[4] R13 Tristate 45 67 81 AF3 ADC0_P[8] ADC 0 ADC1_P[8] ADC_1 AF0 GPIO[53] SIUL 1 AF1 AF2 PCR[53] PD[5] T13 Tristate 46 68 82 AF3 ADC0_P[9] ADC_0 -ADC1_P[9] ADC_1 GPIO[54] SIUL AF0 Т AF1 AF2 PD[6] PCR[54] Tristate 47 69 83 T14 AF3 ADC0_P[10] ADC_0 1 ADC1_P[10] ADC_1 -

SIUL

ADC_0 ADC_1

Tristate

48

70

84

R14

GPIO[55]

ADC0_P[11]

ADC1_P[11]

AF0 AF1 AF2

AF3

PCR[55]

PD[7]

Package pinouts and signal descriptions

	Table 6. Functional port pin descriptions (continued)										
		n(1)			(3)		3)		Pin nı	umber	
Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PF[3]	PCR[83]	AF0 AF1 AF2 AF3	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 ADC_0	I/O I/O O —	J	Tristate	_	58	66	R10
PF[4]	PCR[84]	AF0 AF1 AF2 AF3	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 ADC_0	I/O I/O O —	J	Tristate	_	59	67	N11
PF[5]	PCR[85]	AF0 AF1 AF2 AF3	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 ADC_0	I/O I/O O —	J	Tristate	_	60	68	P11
PF[6]	PCR[86]	AF0 AF1 AF2 AF3	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 ADC_0	I/O I/O O —	J	Tristate	_	61	69	T11
PF[7]	PCR[87]	AF0 AF1 AF2 AF3	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL DSPI_1 ADC_0	I/O - 0 - I	J	Tristate	_	62	70	R11



3.8 Nexus 2+ pins

In the LBGA208 package, eight additional debug pins are available (see *Table 7*).

Table 7. Nexus 2+ pin descriptions

		I/O		Function	Pin number				
Port pin	Function	direction	Pad type	after reset	LQFP 100	LQFP 144	LBGA 208 ⁽¹⁾		
MCKO	Message clock out	0	F	_	_	_	T4		
MDO0	Message data out 0	0	М	_	_	_	H15		
MDO1	Message data out 1	0	М	_	_	_	H16		
MDO2	Message data out 2	0	М	_	_	_	H14		
MDO3	Message data out 3	0	М	_	_	_	H13		
EVTI	Event in	I	М	Pull-up	_	_	K1		
EVTO	Event out	0	М	_	_	_	L4		
MSEO	Message start/end out	0	М	_		_	G16		

^{1.} LBGA208 available only as development package for Nexus2+.



For a detailed description of the NVUSRO register, please refer to the device reference manual.

4.2.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. *Table 9* shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 9. PAD3V5V field description⁽¹⁾

Value ⁽²⁾	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

- 1. See the device reference manual for more information on the NVUSRO register.
- 2. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.2.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. *Table 10* shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 10. OSCILLATOR MARGIN field description⁽¹⁾

Value ⁽²⁾	Description					
0	Low consumption configuration (4 MHz/8 MHz)					
1	High margin configuration (4 MHz/16 MHz)					

- 1. See the device reference manual for more information on the NVUSRO register.
- 2. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.2.3 NVUSRO[WATCHDOG EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. *Table 11* shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 11. WATCHDOG_EN field description

Value ⁽¹⁾	Description
0	Disable after reset
1	Enable after reset

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

Table 14. Recommended operating conditions (5.0 V)

Ob. ad		Barrandan	O a malitia ma	Va	lue	1111
Symbol		Parameter	Conditions	Min	Max	Unit
V _{SS}	S R	Digital ground on VSS_HV pins	_	0	0	٧
V _{DD} ⁽¹⁾	S	Voltage on VDD_HV pins with respect to ground	_	4.5	5.5	V
• 00	R	(V _{SS})	Voltage drop ⁽²⁾	3.0	5.5	ľ
V _{SS_LV} ⁽³⁾	S R	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V _{SS})	_	V _{SS} - 0.1	V _{SS} + 0.1	V
			_	4.5	5.5	
V _{DD_BV} ⁽⁴⁾	S R	Voltage on VDD_BV pin (regulator supply) with respect to ground (V _{SS})	Voltage drop ⁽²⁾	3.0	5.5	٧
	1. 100600110 (1007)		Relative to V _{DD}	3.0	V _{DD} + 0.1	
V _{SS_ADC}	S R	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V _{SS})	_	V _{SS} - 0.1	V _{SS} + 0.1	V
			_	4.5	5.5	
V _{DD_ADC} ⁽⁵⁾	S	Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (Vss)	Voltage drop ⁽²⁾	3.0	5.5	٧
		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Relative to V _{DD}	V _{DD} - 0.1	V _{DD} + 0.1	
V	s	Voltage on any GPIO pin with respect to ground	_	V _{SS} - 0.1	_	٧
V _{IN}	R	(V _{SS})	Relative to V _{DD}	_	V _{DD} + 0.1	V
I _{INJPAD}	S R	Injected input current on any pin during overload condition	_	-5	5	mA.
I _{INJSUM}	S R	Absolute sum of all injected input currents during overload condition	_	-50	50	111/4
TV _{DD}	S R	V _{DD} slope to ensure correct power up ⁽⁶⁾	_	3.0 ⁽⁷⁾	250 x 10 ³ (0.25 [V/μs])	V/s

^{1. 100} nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.

- 5. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.
- 6. Guaranteed by device validation.
- 7. Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH}).

Note: RAM data retention is guaranteed with $V_{DD\ LV}$ not below 1.08 V.

Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

^{3. 330} nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.

 ⁴⁷⁰ nF capacitance needs to be provided between V_{DD BV} and the nearest V_{SS LV} (higher value may be needed depending on external regulator characteristics). While the supply voltage ramps up, the slope on V_{DD BV} should be less than 0.9V_{DD HV} in order to ensure the device does not enter regulator bypass mode.

4.5 Thermal characteristics

4.5.1 External ballast resistor recommendations

External ballast resistor on V_{DD_BV} pin helps in reducing the overall power dissipation inside the device. This resistor is required only when maximum power consumption exceeds the limit imposed by package thermal characteristics.

As stated in *Table 15* LQFP thermal characteristics, considering a thermal resistance of LQFP144 as 48.3 °C/W, at ambient temperature T_A = 125 °C, the junction temperature T_j will cross 150 °C if the total power dissipation is greater than (150 – 125)/48.3 = 517 mW. Therefore, the total device current I_{DDMAX} at 125 °C/5.5 V must not exceed 94.1 mA (i.e., PD/VDD). Assuming an average $I_{DD}(V_{DD_HV})$ of 15–20 mA consumption typically during device RUN mode, the LV domain consumption $I_{DD}(V_{DD_BV})$ is thus limited to I_{DDMAX} – $I_{DD}(V_{DD_HV})$, i.e., 80 mA.

Therefore, respecting the maximum power allowed as explained in *Section 4.5.2: Package thermal characteristics*, it is recommended to use this resistor only in the 125 °C/5.5 V operating corner as per the following guidelines:

- If I_{DD}(V_{DD BV}) < 80 mA, then no resistor is required.
- If 80 mA < $I_{DD}(V_{DD~BV})$ < 90 mA, then 4 Ω resistor can be used.
- If $I_{DD}(V_{DD,BV}) > 90$ mA, then 8 Ω resistor can be used.

Using resistance in the range of 4–8 Ω , the gain will be around 10–20% of total consumption on V_{DD_BV} . For example, if 8 Ω resistor is used, then power consumption when $I_{DD}(V_{DD_BV})$ is 110 mA is equivalent to power consumption when $I_{DD}(V_{DD_BV})$ is 90 mA (approximately) when resistor not used.

In order to ensure correct power up, the minimum V_{DD_BV} to be guaranteed is 30 ms/V. If the supply ramp is slower than this value, then LVDHV3B monitoring ballast supply V_{DD_BV} pin gets triggered leading to device reset. Until the supply reaches certain threshold, this low voltage detector (LVD) generates destructive reset event in the system. This threshold depends on the maximum $I_{DD}(V_{DD_BV})$ possible across the external resistor.

4.5.2 Package thermal characteristics

Table 15. LQFP thermal characteristics⁽¹⁾

Symbol C		_	Parameter	Conditions ⁽²⁾	Pin count		Unit		
		C	raiailletei	Conditions		Min	Тур	Max	Oill
					100	_	_	64	
	R _{θJA} CC D			Single-layer board — 1s	144	_	_	64	
D		C D Thermal resistance, junction ambient natural convection	Thermal resistance, junction-to-		176	_	_	64	°C/W
K _θ JA			ambient natural convection ⁽³⁾		100	_	_	49.7	C/VV
			Four-layer board — 2s2p	144	_	_	48.3		
					176	_	_	47.3	

Cumk		С	Parameter	Conditions ⁽²⁾	Pin count		I In:t				
Symb	JOI	C	Parameter	Conditions	Pin count	Min	Тур	Max	Unit		
					100	_	_	36			
				Single-layer board — 1s	144	_	_	38			
D	R _{θJB} CC Thermal board ⁽⁴⁾	Thermal resistance, junction-to-		176	_	_	38	°C/W			
N⊕JB			board ⁽⁴⁾		100	_	_	33.6	C/VV		
				Four-layer board — 2s2p	144	_	_	33.4			
					176	_	_	33.4			
					100	_	_	23			
				Single-layer board — 1s	144	_	_	23			
Ь	CC				Thermal resistance, junction-to-		176	_	_	23	°C/W
K _θ JC	R _{θJC} CC		case ⁽⁵⁾		100	_	_	19.8	C/VV		
			F	Four-layer board — 2s2p	144	_	_	19.2			
					176	_	_	18.8			

Table 15. LQFP thermal characteristics⁽¹⁾ (continued)

4.5.3 Power considerations

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using *Equation 1*:

Equation 1
$$T_J = T_A + (P_D \times R_{\theta,JA})$$

Where:

T_A is the ambient temperature in °C.

 $R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O}$ ($P_D = P_{INT} + P_{I/O}$).

 P_{INT} is the product of I_{DD} and V_{DD} , expressed in watts. This is the chip internal power.

P_{I/O} represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

^{1.} Thermal characteristics are targets based on simulation.

^{2.} $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ °C}$.

Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets
JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA} and R_{thJMA}.

Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R_{thJB}.

Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is
used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters
are not available, the symbols are typed as R_{thJC}.

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see *Section 4.4: Recommended operating conditions*).

Table 26. Voltage regulator electrical characteristics

Symbol		_	Doromotor	Conditions ⁽¹⁾		Value		Unit
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
C _{REGn}	SR	_	Internal voltage regulator external capacitance	_	200	_	500	nF
R _{REG}	SR	_	Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	_	_	0.2	W
C	SR		Decoupling capacitance ⁽²⁾ ballast	V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 4.5 \text{ V to } 5.5 \text{ V}$	100 ⁽³⁾	470 ⁽⁴⁾	_	nF
C _{DEC1}	SIX		Decoupling capacitance · · · ballast	V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 3 \text{ V to } 3.6 \text{ V}$	400	470	_	111
C _{DEC2}	SR	_	Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	_	nF
V	СС	Т	Main regulator output voltage	Before exiting from reset	_	1.32	_	V
V _{MREG}		Ρ	Main regulator output voltage	After trimming	1.16	1.28	_	V
I _{MREG}	SR	_	Main regulator current provided to V _{DD_LV} domain	_	_	_	150	mA
1 .	СС	D	Main regulator module current	I _{MREG} = 200 mA	_	_	2	mA
I _{MREGINT}			consumption	I _{MREG} = 0 mA	_	_	1	IIIA
V _{LPREG}	CC	Р	Low-power regulator output voltage	After trimming	1.16	1.28	_	V
I _{LPREG}	SR	_	Low-power regulator current provided to V _{DD_LV} domain	_	_	_	15	mA
1,	СС	D	Low-power regulator module current	I _{LPREG} = 15 mA; T _A = 55 °C			600	μA
I _{LPREGINT}		-	consumption	I _{LPREG} = 0 mA; T _A = 55 °C	l	5		μΛ
V _{ULPREG}	СС	Р	Ultra low power regulator output voltage	After trimming	1.16	1.28	_	V
I _{ULPREG}	SR	_	Ultra low power regulator current provided to V _{DD_LV} domain	_	_	_	5	mA
	СС	7	Ultra low power regulator module	$I_{ULPREG} = 5 \text{ mA};$ ule $T_A = 55 \text{ °C}$		_	100	
JULPREGINT		U	current consumption	I _{ULPREG} = 0 mA; T _A = 55 °C	_	2	_	μΑ
I _{DD_BV}	СС	D	In-rush average current on V _{DD_BV} during power-up ⁽⁵⁾	_	_	_	300 ⁽⁶⁾	mA

Cumba		Dozematov	Conditions ⁽)	Unit		
Symbol		Parameter	Conditions	•	Min	Тур	Max	Onit
I _{CFREAD}	CC Sum of the current consumption on Flash module read		Code Flash	_	_	33	mA	
I _{DFREAD}		V _{DD_HV} and V _{DD_BV} on read access	f _{CPU} = 64 MHz	Data Flash	_	_	33	IIIA
I _{CFMOD}		Cum of the current concumption on	Program/Erase	Code Flash	_	_	52	
I _{DFMOD}		Sum of the current consumption on V _{DD_HV} and V _{DD_BV} on matrix modification (program/erase)	on-going while reading Flash registers f _{CPU} = 64 MHz	Data Flash	_		33	mA
I _{CFLPW}		Sum of the current consumption on		Code Flash	_	_	1.1	mA
I _{DFLPW}		V_{DD_HV} and V_{DD_BV} during Flash low power mode	_	Data Flash	_		900	μΑ
I _{CFPWD}		Sum of the current consumption on		Code Flash	_	_	150	
I _{DFPWD}		V_{DD_HV} and V_{DD_BV} during Flash power down mode	_	Data Flash	_	_	150	μΑ

Table 32. Flash power supply DC electrical characteristics

4.10.3 Start-up/Switch-off timings

Table 33. Start-up time/Switch-off time

Sumb al		(Parameter	Conditions ⁽¹⁾		Value		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Ullit
t _{FLARSTEXIT}	СС	Т	Delay for Flash module to exit reset mode	_	_	_	125	
t _{FLALPEXIT}	СС	Т	Delay for Flash module to exit low-power mode	_	_	_	0.5	
t _{FLAPDEXIT}	СС	Т	Delay for Flash module to exit power-down mode	_	_	_	30	μs
t _{FLALPENTRY}	СС	Т	Delay for Flash module to enter low-power mode	_	_	_	0.5	
t _{FLAPDENTRY}	СС	Т	Delay for Flash module to enter power-down mode	_	_	_	1.5	

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

4.11 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.11.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.



^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

Equation 14 ADC_1 (12-bit)

$$C_F > 8192 \cdot C_S$$

4.17.3 ADC electrical characteristics

Table 44. ADC input leakage current

0		-1 0			- C	. C	Donomotor		Conditions			Value			
Syli	Symbol C Parameter		Parameter	Conditions			Тур	Max	Unit						
		D		$T_A = -40 ^{\circ}C$		_	1	70							
		D		T _A = 25 °C		_	1	70							
I_{LKG}	СС	D	Input leakage current	T _A = 85 °C	No current injection on adjacent pin		3	100	nA						
		D		T _A = 105 °C		_	8	200							
		Р		T _A = 125 °C		_	45	400							

Table 45. ADC_0 conversion characteristics (10-bit ADC_0)

Symbol		С	Parameter	Conditions ⁽¹⁾	,	Value		Unit
Зушьо	•	C	raiailletei	Conditions	Min	Тур	Max	Unit
V _{SS_ADC0}	SR	_	Voltage on VSS_HV_ADC0 (ADC_0 reference) pin with respect to ground (V _{SS}) ⁽²⁾	_	-0.1	_	0.1	V
V _{DD_ADC0}	SR	_	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V _{SS})	_	V _{DD} - 0.1		V _{DD} + 0.1	V
V _{AINx}	SR	_	Analog input voltage ⁽³⁾	_	V _{SS_ADC0} - 0.1		V _{DD_ADC0} + 0.1	V
I _{ADC0pwd}	SR	_	ADC_0 consumption in power down mode	_	_	_	50	μΑ
I _{ADC0run}	SR	_	ADC_0 consumption in running mode	_	_	_	5	mA
f _{ADC0}	SR	_	ADC_0 analog frequency	_	6	_	32 + 4%	MHz
Δ_{ADC0_SYS}	SR	_	ADC_0 digital clock duty cycle (ipg_clk)	ADCLKSEL = 1 ⁽⁴⁾	45		55	%
t _{ADC0_PU}	SR	_	ADC_0 power up delay	_	_	_	1.5	μs
4	CC	т	Sampling time ⁽⁵⁾	f _{ADC} = 32 MHz, INPSAMP = 17	0.5			μs
t _{ADC0_S}	CC	•	Sampling unle	f _{ADC} = 6 MHz, INPSAMP = 255	_	_	42	μδ
t _{ADC0_C}	СС	Р	Conversion time ⁽⁶⁾	f _{ADC} = 32 MHz, INPCMP = 2	0.625 —		_	μs
C _S	СС	D	ADC_0 input sampling capacitance	_	_		3	рF

Table 48. DSPI characteristics⁽¹⁾ (continued)

No.	Symbo		С	Parameter		DSPI0/E	OSPI1/DS	PI3/DSPI5	ı	OSPI2/DS	SPI4	Unit
NO.	Зушьс	וי	C	Tarameter		Min	Min Typ Max		Min	Тур	Max	Oiiii
0	4	CD	7	Data actus tima for inputa	Master mode	43	_	_	145	_	_	20
9	^t sui	SR	D	Data setup time for inputs	Slave mode	5	_	_	5	_	_	ns
10	4	SR	D	Data hold time for inputs	Master mode	0	_	_	0	_	_	no
10	t _{HI}	SK	U	Data floid time for inputs	Slave mode	2 ⁽⁶⁾	_	_	2 ⁽⁶⁾	_	_	ns
11	t _{SUO} ⁽⁷⁾	СС	D	Data valid after SCK edge	Master mode	_	_	32	_	_	50	no
''	rSNO, ,	CC	U	Data vallu alter SCK euge	Slave mode	_	_	52	_	_	160	ns
12	t _{HO} ⁽⁷⁾	СС	D	Data hold time for outputs	Master mode	0	_	_	0	_	_	no
12	4HO` ′		ט	Data Hold time for outputs	Slave mode	8	_	_	13	_	_	ns

- 1. Operating conditions: $C_L = 10$ to 50 pF, $Slew_{IN} = 3.5$ to 15 ns.
- 2. Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.
- 3. Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.
- The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{CSC} to ensure positive t_{CSCext}.
- 5. The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than Δt_{ASC} to ensure positive t_{ASCext} .
- 6. This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR register.
- 7. SCK and SOUT are configured as MEDIUM pad.



Table 53. LQFP100 mechanical data (continued)

Symbol		mm		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	_	12.000	_	_	0.4724	_	
е	_	0.500	_	_	0.0197	_	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	_	1.000	_	_	0.0394	_	
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °	
Tolerance		mm			inches		
ccc		0.080			0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



SPC560B54x/6x Revision history

Table 56. Revision history (continued)

