



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	121
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 53x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b54l5b6e0y

Contents

1	Introduction	8
1.1	Document overview	8
1.2	Description	8
2	Block diagram	10
3	Package pinouts and signal descriptions	13
3.1	Package pinouts	13
3.2	Pad configuration during reset phases	16
3.3	Pad configuration during standby mode exit	17
3.4	Voltage supply pins	17
3.5	Pad types	18
3.6	System pins	18
3.7	Functional port pins	19
3.8	Nexus 2+ pins	55
4	Electrical characteristics	56
4.1	Parameter classification	56
4.2	NVUSRO register	56
4.2.1	NVUSRO[PAD3V5V] field description	57
4.2.2	NVUSRO[OSCILLATOR_MARGIN] field description	57
4.2.3	NVUSRO[WATCHDOG_EN] field description	57
4.3	Absolute maximum ratings	58
4.4	Recommended operating conditions	59
4.5	Thermal characteristics	61
4.5.1	External ballast resistor recommendations	61
4.5.2	Package thermal characteristics	61
4.5.3	Power considerations	62
4.6	I/O pad electrical characteristics	63
4.6.1	I/O pad types	63
4.6.2	I/O input DC characteristics	63
4.6.3	I/O output DC characteristics	65
4.6.4	Output pin transition times	67

4.6.5	I/O pad current specification	68
4.7	RESET electrical characteristics	76
4.8	Power management electrical characteristics	79
4.8.1	Voltage regulator electrical characteristics	79
4.8.2	Low voltage detector electrical characteristics	81
4.9	Power consumption	82
4.10	Flash memory electrical characteristics	84
4.10.1	Program/erase characteristics	84
4.10.2	Flash power supply DC characteristics	85
4.10.3	Start-up/Switch-off timings	86
4.11	Electromagnetic compatibility (EMC) characteristics	86
4.11.1	Designing hardened software to avoid noise problems	86
4.11.2	Electromagnetic interference (EMI)	87
4.11.3	Absolute maximum ratings (electrical sensitivity)	87
4.12	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	88
4.13	Slow external crystal oscillator (32 kHz) electrical characteristics	91
4.14	FMPLL electrical characteristics	93
4.15	Fast internal RC oscillator (16 MHz) electrical characteristics	94
4.16	Slow internal RC oscillator (128 kHz) electrical characteristics	95
4.17	ADC electrical characteristics	96
4.17.1	Introduction	96
4.17.2	Input impedance and ADC accuracy	97
4.17.3	ADC electrical characteristics	102
4.18	On-chip peripherals	107
4.18.1	Current consumption	107
4.18.2	DSPI characteristics	109
4.18.3	Nexus characteristics	115
4.18.4	JTAG characteristics	117
5	Package characteristics	118
5.1	ECOPACK®	118
5.2	Package mechanical data	118
5.2.1	LQFP176	118
5.2.2	LQFP144	120
5.2.3	LQFP100	122

[Table 3](#) summarizes the functions of the blocks present on the SPC560B54/6x.

Table 3. SPC560B54/6x series block summary

Block	Function
Analog-to-digital converter (ADC)	Converts analog voltages to digital values
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Inter-integrated circuit (I ² C) bus	Two-wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller (JTAGC)	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device

Table 5. System pin descriptions

Port pin	Function	I/O direction	Pad type	RESET configuration	Pin number			
					LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽¹⁾
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	M	Input weak pull-up after RGM PHASE2 and 40 FIRC cycles	17	21	29	J1
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	I/O	X	Tristate	36	50	58	N8
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.	I	X	Tristate	34	48	56	P8

1. LBGA208 available only as development package for Nexus2+.

3.7 Functional port pins

The functional port pins are listed in [Table 6](#).

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PB[5]	PCR[21]	AF0	—	—	—	I	Tristate	53	75	91	R16
		AF1	—	—	—						
		AF2	—	—	—						
		AF3	—	—	—						
		—	ADC0_P[1]	ADC_0	I						
		—	ADC1_P[1]	ADC_1	I						
		—	GPIO[21]	SIUL	I						
PB[6]	PCR[22]	AF0	—	—	—	I	Tristate	54	76	92	P15
		AF1	—	—	—						
		AF2	—	—	—						
		AF3	—	—	—						
		—	ADC0_P[2]	ADC_0	I						
		—	ADC1_P[2]	ADC_1	I						
		—	GPIO[22]	SIUL	I						
PB[7]	PCR[23]	AF0	—	—	—	I	Tristate	55	77	93	P16
		AF1	—	—	—						
		AF2	—	—	—						
		AF3	—	—	—						
		—	ADC0_P[3]	ADC_0	I						
		—	ADC1_P[3]	ADC_1	I						
		—	GPIO[23]	SIUL	I						

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PB[11]	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ADC0_S[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — I/O I	J	Tristate	—	—	97	N13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ADC0_X[0]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	61	83	101	M16
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ADC0_X[1]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	63	85	103	M13
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ADC0_X[2]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	65	87	105	L16
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ADC0_X[3]	SIUL eMIOS_0 — DSPI_0 ADC_0	I/O I/O — O I	J	Tristate	67	89	107	L13

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 — —	GPIO[44] E0UC[12] — — EIRQ[19] SIN_2	SIUL eMIOS_0 — — SIUL DSPI_2	I/O I/O — — I I	M	Tristate	97	141	173	B4
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] SOUT_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O —	S	Tristate	98	142	174	A2
PC[14]	PCR[46]	AF0 AF1 AF2 AF3 —	GPIO[46] E0UC[14] SCK_2 — EIRQ[8]	SIUL eMIOS_0 DSPI_2 — SIUL	I/O I/O I/O — I	S	Tristate	3	3	3	C1
PC[15]	PCR[47]	AF0 AF1 AF2 AF3 —	GPIO[47] E0UC[15] CS0_2 — EIRQ[20]	SIUL eMIOS_0 DSPI_2 — SIUL	I/O I/O I/O — I	M	Tristate	4	4	4	D3
Port D											



Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PE[0]	PCR[64]	AF0 AF1 AF2 AF3 — —	GPIO[64] E0UC[16] — — WKPU[6] ⁽⁵⁾ CAN5RX	SIUL eMIOS_0 — — WKPU FlexCAN_5	I/O I/O — — I I	S	Tristate	6	10	18	F1
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] CAN5TX —	SIUL eMIOS_0 FlexCAN_5 —	I/O I/O O —	M	Tristate	8	12	20	F4
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 — —	GPIO[66] E0UC[18] — — EIRQ[21] SIN_1	SIUL eMIOS_0 — — SIUL DSPI_1	I/O I/O — — I I	M	Tristate	89	128	156	D7
PE[3]	PCR[67]	AF0 AF1 AF2 AF3	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1 —	I/O I/O O —	M	Tristate	90	129	157	C7
PE[4]	PCR[68]	AF0 AF1 AF2 AF3 —	GPIO[68] E0UC[20] SCK_1 — EIRQ[9]	SIUL eMIOS_0 DSPI_1 — SIUL	I/O I/O I/O — I	M	Tristate	93	132	160	D6



Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PF[13]	PCR[93]	AF0	GPIO[93]	SIUL	I/O	S	Tristate	—	41	49	T6
		AF1	E1UC[26]	eMIOS_1	I/O						
		AF2	—	—	—						
		AF3	—	—	—						
		—	WKPU[16] ⁽⁵⁾	WKPU	I						
		—	LIN5RX	LINFlex_5	I						
PF[14]	PCR[94]	AF0	GPIO[94]	SIUL	I/O	M	Tristate	—	102	126	D14
		AF1	CAN4TX	FlexCAN_4	O						
		AF2	E1UC[27]	eMIOS_1	I/O						
		AF3	CAN1TX	FlexCAN_1	O						
PF[15]	PCR[95]	AF0	GPIO[95]	SIUL	I/O	S	Tristate	—	101	125	E15
		AF1	E1UC[4]	eMIOS_1	I/O						
		AF2	—	—	—						
		AF3	—	—	—						
		—	EIRQ[13]	SIUL	I						
		—	CAN1RX	FlexCAN_1	I						
		—	CAN4RX	FlexCAN_4	I						
Port G											
PG[0]	PCR[96]	AF0	GPIO[96]	SIUL	I/O	M	Tristate	—	98	122	E14
		AF1	CAN5TX	FlexCAN_5	O						
		AF2	E1UC[23]	eMIOS_1	I/O						
		AF3	—	—	—						



Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PG[15]	PCR[111]	AF0 AF1 AF2 AF3 —	GPIO[111] E1UC[1] — — LIN8RX	SIUL eMIOS_1 — — LINFlex_8	I/O I/O — — I	M	Tristate	—	111	135	B13
Port H											
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 —	GPIO[112] E1UC[2] — — SIN_1	SIUL eMIOS_1 — — DSPI_1	I/O I/O — — I	M	Tristate	—	93	117	F13
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O O —	M	Tristate	—	94	118	F14
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	95	119	F16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	96	120	F15

Table 15. LQFP thermal characteristics⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions ⁽²⁾	Pin count	Value			Unit
					Min	Typ	Max	
$R_{\theta JB}$	CC	Thermal resistance, junction-to-board ⁽⁴⁾	Single-layer board — 1s	100	—	—	36	°C/W
				144	—	—	38	
				176	—	—	38	
			Four-layer board — 2s2p	100	—	—	33.6	
				144	—	—	33.4	
				176	—	—	33.4	
$R_{\theta JC}$	CC	Thermal resistance, junction-to-case ⁽⁵⁾	Single-layer board — 1s	100	—	—	23	°C/W
				144	—	—	23	
				176	—	—	23	
			Four-layer board — 2s2p	100	—	—	19.8	
				144	—	—	19.2	
				176	—	—	18.8	

1. Thermal characteristics are targets based on simulation.
2. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C .
3. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package. When Greek letters are not available, the symbols are typed as R_{thJA} and R_{thJMA} .
4. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as R_{thJB} .
5. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer. When Greek letters are not available, the symbols are typed as R_{thJC} .

4.5.3 Power considerations

The average chip-junction temperature, T_J , in degrees Celsius, may be calculated using [Equation 1](#):

$$\text{Equation 1 } T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

T_A is the ambient temperature in $^\circ\text{C}$.

$R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in $^\circ\text{C/W}$.

P_D is the sum of P_{INT} and P_{IO} ($P_D = P_{INT} + P_{IO}$).

P_{INT} is the product of I_{DD} and V_{DD} , expressed in watts. This is the chip internal power.

P_{IO} represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{IO} < P_{INT}$ and may be neglected. On the other hand, P_{IO} may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if P_{IO} is neglected) is given by:

- $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.
- The configuration $PAD3V5 = 1$ when $V_{DD} = 5 \text{ V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 20. FAST configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
V_{OH}	C C C	Output high level FAST configuration	Push Pull	$I_{OH} = -14 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, $PAD3V5V = 0$ (recommended)	$0.8V_{DD}$	—	V
				$I_{OH} = -7 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, $PAD3V5V = 1^{(2)}$	$0.8V_{DD}$	—	
				$I_{OH} = -11 \text{ mA}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, $PAD3V5V = 1$ (recommended)	$V_{DD} - 0.8$	—	
V_{OL}	C C C	Output low level FAST configuration	Push Pull	$I_{OL} = 14 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, $PAD3V5V = 0$ (recommended)	—	$0.1V_{DD}$	V
				$I_{OL} = 7 \text{ mA}$, $V_{DD} = 5.0 \text{ V} \pm 10\%$, $PAD3V5V = 1^{(2)}$	—	$0.1V_{DD}$	
				$I_{OL} = 11 \text{ mA}$, $V_{DD} = 3.3 \text{ V} \pm 10\%$, $PAD3V5V = 1$ (recommended)	—	0.5	

- $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.
- The configuration $PAD3V5 = 1$ when $V_{DD} = 5 \text{ V}$ is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

4.6.4 Output pin transition times

Table 21. Output pin transition times

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
t_{tr}	CC	Output transition time output pin ⁽²⁾ SLOW configuration	$C_L = 25 \text{ pF}$	—	—	50	ns
			$C_L = 50 \text{ pF}$			100	
			$C_L = 100 \text{ pF}$			125	
			$C_L = 25 \text{ pF}$	—	—	50	
			$C_L = 50 \text{ pF}$			100	
			$C_L = 100 \text{ pF}$			125	

Table 21. Output pin transition times (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
t_{tr}	CC	Output transition time output pin ⁽²⁾ MEDIUM configuration	$C_L = 25\text{ pF}$ $V_{DD} = 5.0\text{ V} \pm 10\%$, $PAD3V5V = 0$	—	—	10	ns
			$C_L = 50\text{ pF}$ $SIUL.PCRx.SRC = 1$	—	—	20	
			$C_L = 100\text{ pF}$	—	—	40	
			$C_L = 25\text{ pF}$ $V_{DD} = 3.3\text{ V} \pm 10\%$, $PAD3V5V = 1$	—	—	12	
			$C_L = 50\text{ pF}$ $SIUL.PCRx.SRC = 1$	—	—	25	
			$C_L = 100\text{ pF}$	—	—	40	
t_{tr}	CC	Output transition time output pin ⁽²⁾ FAST configuration	$C_L = 25\text{ pF}$ $V_{DD} = 5.0\text{ V} \pm 10\%$, $PAD3V5V = 0$	—	—	4	ns
			$C_L = 50\text{ pF}$	—	—	6	
			$C_L = 100\text{ pF}$	—	—	12	
			$C_L = 25\text{ pF}$ $V_{DD} = 3.3\text{ V} \pm 10\%$, $PAD3V5V = 1$	—	—	4	
			$C_L = 50\text{ pF}$	—	—	7	
			$C_L = 100\text{ pF}$	—	—	12	

1. $V_{DD} = 3.3\text{ V} \pm 10\%$ / $5.0\text{ V} \pm 10\%$, $T_A = -40$ to $125\text{ }^\circ\text{C}$, unless otherwise specified.

2. C_L includes device and package capacitances ($C_{PKG} < 5\text{ pF}$).

4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in [Table 22](#).

[Table 23](#) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 22. I/O supply segments

Package	Supply segment							
	1	2	3	4	5	6	7	8
LBGA208 (1)	Equivalent to LQFP176 segment pad distribution						MCKO	MDOn /MSEO
LQFP176	pin7 – pin27	pin28 – pin57	pin59 – pin85	pin86 – pin123	pin124 – pin150	pin151 – pin6	—	—
LQFP144	pin20 – pin49	pin51 – pin99	pin100 – pin122	pin 123 – pin19	—	—	—	—
LQFP100	pin16 – pin35	pin37 – pin69	pin70 – pin83	pin84 – pin15	—	—	—	—

1. LBGA208 available only as development package for Nexus2+.

Figure 7. Start-up reset requirements





Figure 8. Noise filtering on reset signal



The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see [Section 4.4: Recommended operating conditions](#)).

Table 26. Voltage regulator electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
C_{REGn}	SR	Internal voltage regulator external capacitance	—	200	—	500	nF
R_{REG}	SR	Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	—	—	0.2	W
C_{DEC1}	SR	Decoupling capacitance ⁽²⁾ ballast	V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 4.5\text{ V to }5.5\text{ V}$	100 ⁽³⁾	470 ⁽⁴⁾	—	nF
			V_{DD_BV}/V_{SS_LV} pair: $V_{DD_BV} = 3\text{ V to }3.6\text{ V}$	400		—	
C_{DEC2}	SR	Decoupling capacitance regulator supply	V_{DD}/V_{SS} pair	10	100	—	nF
V_{MREG}	CC	Main regulator output voltage	Before exiting from reset	—	1.32	—	V
			After trimming	1.16	1.28	—	
I_{MREG}	SR	Main regulator current provided to V_{DD_LV} domain	—	—	—	150	mA
$I_{MREGINT}$	CC	Main regulator module current consumption	$I_{MREG} = 200\text{ mA}$	—	—	2	mA
			$I_{MREG} = 0\text{ mA}$	—	—	1	
V_{LPREG}	CC	Low-power regulator output voltage	After trimming	1.16	1.28	—	V
I_{LPREG}	SR	Low-power regulator current provided to V_{DD_LV} domain	—	—	—	15	mA
$I_{LPREGINT}$	CC	Low-power regulator module current consumption	$I_{LPREG} = 15\text{ mA};$ $T_A = 55\text{ °C}$	—	—	600	μA
			$I_{LPREG} = 0\text{ mA};$ $T_A = 55\text{ °C}$	—	5	—	
V_{ULPREG}	CC	Ultra low power regulator output voltage	After trimming	1.16	1.28	—	V
I_{ULPREG}	SR	Ultra low power regulator current provided to V_{DD_LV} domain	—	—	—	5	mA
$I_{ULPREGINT}$	CC	Ultra low power regulator module current consumption	$I_{ULPREG} = 5\text{ mA};$ $T_A = 55\text{ °C}$	—	—	100	μA
			$I_{ULPREG} = 0\text{ mA};$ $T_A = 55\text{ °C}$	—	2	—	
I_{DD_BV}	CC	In-rush average current on V_{DD_BV} during power-up ⁽⁵⁾	—	—	—	300 ⁽⁶⁾	mA

Table 30. Flash module life

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
P/E	CC	C	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T _J)	—	100000	—	—	cycles
P/E	CC	C	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T _J)	—	10000	100000	—	cycles
P/E	CC	C	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T _J)	—	1000	100000	—	cycles
Retention	CC	C	Minimum data retention at 85 °C average ambient temperature ⁽¹⁾	Blocks with 0–1000 P/E cycles	20	—	—	years
				Blocks with 1001–10000 P/E cycles	10	—	—	years
				Blocks with 10001–100000 P/E cycles	5	—	—	years

1. Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 31. Flash read access timing

Symbol		C	Parameter	Conditions ⁽¹⁾	Max	Unit
f _{READ}	CC	P	Maximum frequency for Flash reading	2 wait states	64	MHz
		C		1 wait state	40	
		C		0 wait states	20	

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125 °C, unless otherwise specified.

4.10.2 Flash power supply DC characteristics

[Table 32](#) shows the power supply DC characteristics on external supply.

Figure 29. DSPI modified transfer format timing — slave, CPHA = 1





Figure 30. DSPI PCS strobe ($\overline{PCSS}$) timing



4.18.3 Nexus characteristics

Table 49. Nexus characteristics

No.	Symbol	C	Parameter	Value			Unit
				Min	Typ	Max	
1	t_{TCYC}	CC	D TCK cycle time	64	—	—	ns
2	t_{MCYC}	CC	D MCKO cycle time	32	—	—	ns
3	t_{MDOV}	CC	D MCKO low to MDO data valid	—	—	8	ns
4	t_{MSEOV}	CC	D MCKO low to MSEO_b data valid	—	—	8	ns

5.2.2 LQFP144

Figure 34. LQFP144 package mechanical drawing





Table 52. LQFP144 mechanical data

Symbol	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	—	0.200	0.0035	—	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740

6 Ordering information

Figure 37. Commercial product code structure



1. LBGA208 is available only as development package for Nexus2+.

Revision history

[Table 56](#) summarizes revisions to this document.

Table 56. Revision history

Date	Revision	Changes
12-Jan-2009	1	Initial release
07-Dec-2009	2	Updated Device Summary-added LBGA208 Part number Updated Features Replaced 27 IRQs in place of 23 ADC features External Ballast resistor support conditions Updated device summary-added 208 BGA details Updated block diagram to include WKUP Updated block diagram to include 5 ch ADC 12 -bit Updated Block summary table Updated LQFP 144, 176 and 100 pinouts. Applied new naming convention for ADC signals as ADCx_P[x] and ADCx_S[x] Section 1, "General description Updated SPC560B54/60/64 device comparison table Updated block diagram-aligned with 512k Updated block summary-aligned with 512k Section 2, "Package pinouts Updated 100,144,176,208 packages according to cut2.0 changes Added Section 3.5.1, "External ballast resistor recommendations Added NVUSRO [WATCHDOG_EN] field description Updated Absolute maximum ratings Updated LQFP thermal characteristics Updated I/O supply segments Updated Voltage regulator capacitance connection Updated Low voltage monitor electrical characteristics Updated Low voltage power domain electrical characteristics Updated DC electrical characteristics Updated Program/Erase specifications Updated Conversion characteristics (10 bit ADC) Updated FMPLL electrical characteristics Updated Fast RC oscillator electrical characteristics-aligned with SPC560B4x/B5x/C4x/C5x Updated On-chip peripherals current consumption Updated ADC characteristics and error definitions diagram Updated ADC conversion characteristics (10 bit and 12 bit) Added ADC characteristics and error definitions diagram for 12 bit ADC