



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	121
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 53x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b60l5b6e0x

List of tables

Table 1.	Device summary	1
Table 2.	SPC560B54/6x family comparison	8
Table 3.	SPC560B54/6x series block summary	11
Table 4.	Voltage supply pin descriptions	17
Table 5.	System pin descriptions	19
Table 6.	Functional port pin descriptions	20
Table 7.	Nexus 2+ pin descriptions	55
Table 8.	Parameter classifications	56
Table 9.	PAD3V5V field description	57
Table 10.	OSCILLATOR_MARGIN field description	57
Table 11.	WATCHDOG_EN field description	57
Table 12.	Absolute maximum ratings	58
Table 13.	Recommended operating conditions (3.3 V)	59
Table 14.	Recommended operating conditions (5.0 V)	60
Table 15.	LQFP thermal characteristics	61
Table 16.	I/O input DC electrical characteristics	64
Table 17.	I/O pull-up/pull-down DC electrical characteristics	65
Table 18.	SLOW configuration output buffer electrical characteristics	65
Table 19.	MEDIUM configuration output buffer electrical characteristics	66
Table 20.	FAST configuration output buffer electrical characteristics	67
Table 21.	Output pin transition times	67
Table 22.	I/O supply segments	68
Table 23.	I/O consumption	69
Table 24.	I/O weight	70
Table 25.	Reset electrical characteristics	78
Table 26.	Voltage regulator electrical characteristics	80
Table 27.	Low voltage detector electrical characteristics	82
Table 28.	Power consumption on VDD_BV and VDD_HV	83
Table 29.	Program and erase specifications	84
Table 30.	Flash module life	85
Table 31.	Flash read access timing	85
Table 32.	Flash power supply DC electrical characteristics	86
Table 33.	Start-up time/Switch-off time	86
Table 34.	EMI radiated emission measurement	87
Table 35.	ESD absolute maximum ratings	88
Table 36.	Latch-up results	88
Table 37.	Crystal description	89
Table 38.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	90
Table 39.	Crystal motional characteristics	92
Table 40.	Slow external crystal oscillator (32 kHz) electrical characteristics	93
Table 41.	FMPLL electrical characteristics	94
Table 42.	Fast internal RC oscillator (16 MHz) electrical characteristics	94
Table 43.	Slow internal RC oscillator (128 kHz) electrical characteristics	95
Table 44.	ADC input leakage current	102
Table 45.	ADC_0 conversion characteristics (10-bit ADC_0)	102
Table 46.	ADC_1 conversion characteristics (12-bit ADC_1)	104
Table 47.	On-chip peripherals current consumption	107
Table 48.	DSPI characteristics	109

Table 3. SPC560B54/6x series block summary (continued)

Block	Function
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Non-maskable interrupt (NMI)	Handles external events that must produce an immediate response, such as power down detection
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called “power domains” which are controlled by the PCU
Real-time counter (RTC)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode)
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	The wakeup unit supports up to 27 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16																			
A	PC[8]	PC[13]	PH[15]	PJ[4]	PH[8]	PH[4]	PC[5]	PC[0]	PI[0]	PI[1]	PC[2]	PI[4]	PE[15]	PH[11]	NC	NC	A																		
B	PC[9]	PB[2]	PH[13]	PC[12]	PE[6]	PH[5]	PC[4]	PH[9]	PH[10]	PI[2]	PC[3]	PG[11]	PG[15]	PG[14]	PA[11]	PA[10]	B																		
C	PC[14]	VDD_H_V	PB[3]	PE[7]	PH[7]	PE[5]	PE[3]	VSS_LV	PC[1]	PI[3]	PA[5]	PI[5]	PE[14]	PE[12]	PA[9]	PA[8]	C																		
D	PH[14]	PI[6]	PC[15]	PI[7]	PH[6]	PE[4]	PE[2]	VDD_L_V	VDD_H_V	NC	PA[6]	PH[12]	PG[10]	PF[14]	PE[13]	PA[7]	D																		
E	PG[4]	PG[5]	PG[3]	PG[2]	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	PG[1]	PG[0]	PF[15]	VDD_H_V	E
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
F	PE[0]	PA[2]	PA[1]	PE[1]	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	PH[0]	PH[1]	PH[3]	PH[2]	F
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
G	PE[9]	PE[8]	PE[10]	PA[0]	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VDD_H_V	PI[12]	PI[13]	MSEO	G
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
H	VSS_HV	PE[11]	VDD_H_V	NC	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	MDO3	MDO2	MDO0	MDO1	H
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
J	RESET	VSS_LV	NC	NC	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	PI[8]	PI[9]	PI[10]	PI[11]	J
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
K	EVTI	NC	VDD_B_V	VDD_L_V	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VDD_H_V_ADC_1	PG[12]	PA[3]	PG[13]	K
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
L	PG[9]	PG[8]	NC	EVTO	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	PB[15]	PD[15]	PD[14]	PB[14]	L
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
M	PG[7]	PG[6]	PC[10]	PC[11]	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> <tr><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td><td>VSS_H_V</td></tr> </table>										VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V	PB[13]	PD[13]	PD[12]	PB[12]	M
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
VSS_H_V	VSS_H_V	VSS_H_V	VSS_H_V																																
N	PB[1]	PF[9]	PB[0]	VDD_H_V	PI[0]	PA[4]	VSS_LV	EXTAL	VDD_H_V	PF[0]	PF[4]	VSS_H_V_ADC_1	PB[11]	PD[10]	PD[9]	PD[11]	N																		
P	PF[8]	PJ[3]	PC[7]	PJ[2]	PJ[1]	PA[14]	VDD_L_V	XTAL	PB[10]	PF[1]	PF[5]	PD[0]	PD[3]	VDD_H_V_ADC_0	PB[6]	PB[7]	P																		
R	PF[12]	PC[6]	PF[10]	PF[11]	VDD_H_V	PA[15]	PA[13]	PI[14]	XTAL32	PF[3]	PF[7]	PD[2]	PD[4]	PD[7]	VSS_H_V_ADC_0	PB[5]	R																		
T	NC	NC	NC	MCKO	NC	PF[13]	PA[12]	PI[15]	EXTAL32	PF[2]	PF[6]	PD[1]	PD[5]	PD[6]	PD[8]	PB[4]	T																		

NOTE: The LBGA208 is available only as development package for Nexus 2+.

NC = Not connected

Figure 5. LBGA208 configuration

3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8], PC[0] and PH[9:10] are in input weak pull-up when out of reset.
- RESET pad is driven low by the device till 40 FIRC clock cycles after phase2 completion. Minimum phase3 duration is 40 FIRC cycles.
- Nexus output pads (MDO[n], MCKO, EVTO, MSEO) are forced to output.

Table 5. System pin descriptions

Port pin	Function	I/O direction	Pad type	RESET configuration	Pin number			
					LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽¹⁾
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	M	Input weak pull-up after RGM PHASE2 and 40 FIRC cycles	17	21	29	J1
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	I/O	X	Tristate	36	50	58	N8
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator bypass mode is used.	I	X	Tristate	34	48	56	P8

1. LBGA208 available only as development package for Nexus2+.

3.7 Functional port pins

The functional port pins are listed in [Table 6](#).

Table 6. Functional port pin descriptions

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
Port A											
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT E0UC[13] WKPU[19] ⁽⁵⁾	SIUL eMIOS_0 MC_CGM eMIOS_0 WKPU	I/O I/O O I/O I	M	Tristate	12	16	24	G4
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 —	GPIO[1] E0UC[1] NMI ⁽⁶⁾ — WKPU[2] ⁽⁵⁾	SIUL eMIOS_0 WKPU — WKPU	I/O I/O I I I	S	Tristate	7	11	19	F3
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — MA[2] WKPU[3] ⁽⁵⁾	SIUL eMIOS_0 — ADC_0 WKPU	I/O I/O — O I	S	Tristate	5	9	17	F2
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 — —	GPIO[3] E0UC[3] LIN5TX CS4_1 EIRQ[0] ADC1_S[0]	SIUL eMIOS_0 LINFlex_5 DSPI_1 SIUL ADC_1	I/O I/O O O I I	J	Tristate	68	90	114	K15

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
Port C											
PC[0] ⁽¹⁰⁾	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O — — —	M	Input, weak pull- up	87	126	154	A8
PC[1] ⁽¹⁰⁾	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO —	SIUL — JTAGC —	I/O — O —	F ⁽¹¹⁾	Tristate	82	121	149	C9
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX DEBUG[0] EIRQ[5]	SIUL DSPI_1 FlexCAN_4 SSCM SIUL	I/O I/O O O —	M	Tristate	78	117	145	A11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — — —	GPIO[35] CS0_1 MA[0] DEBUG[1] EIRQ[6] CAN1RX CAN4RX	SIUL DSPI_1 ADC_0 SSCM SIUL FlexCAN_1 FlexCAN_4	I/O I/O O O — — —	S	Tristate	77	116	144	B11

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PD[12]	PCR[60]	AF0 AF1 AF2 AF3 —	GPIO[60] CS5_0 E0UC[24] — ADC0_S[4]	SIUL DSPI_0 eMIOS_0 — ADC_0	I/O O I/O — —	J	Tristate	—	—	100	M15
PD[13]	PCR[61]	AF0 AF1 AF2 AF3 —	GPIO[61] CS0_1 E0UC[25] — ADC0_S[5]	SIUL DSPI_1 eMIOS_0 — ADC_0	I/O I/O I/O — —	J	Tristate	62	84	102	M14
PD[14]	PCR[62]	AF0 AF1 AF2 AF3 —	GPIO[62] CS1_1 E0UC[26] — ADC0_S[6]	SIUL DSPI_1 eMIOS_0 — ADC_0	I/O O I/O — —	J	Tristate	64	86	104	L15
PD[15]	PCR[63]	AF0 AF1 AF2 AF3 —	GPIO[63] CS2_1 E0UC[27] — ADC0_S[7]	SIUL DSPI_1 eMIOS_0 — ADC_0	I/O O I/O — —	J	Tristate	66	88	106	L14
Port E											



Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ⁽¹⁾	Function	Peripheral	I/O direction ⁽²⁾	Pad type	RESET configuration ⁽³⁾	Pin number			
								LQFP 100	LQFP 144	LQFP 176	LBGA 208 ⁽⁴⁾
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ADC0_S[11]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — —	J	Tristate	—	58	66	R10
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ADC0_S[12]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — —	J	Tristate	—	59	67	N11
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ADC0_S[13]	SIUL eMIOS_0 DSPI_2 — ADC_0	I/O I/O O — —	J	Tristate	—	60	68	P11
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] CS1_1 — ADC0_S[14]	SIUL eMIOS_0 DSPI_1 — ADC_0	I/O I/O O — —	J	Tristate	—	61	69	T11
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — CS2_1 — ADC0_S[15]	SIUL — DSPI_1 — ADC_0	I/O — O — —	J	Tristate	—	62	70	R11

4.4 Recommended operating conditions

Table 13. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
V_{SS}	SR	Digital ground on VSS_HV pins	—	0	0	V
$V_{DD}^{(1)}$	SR	Voltage on VDD_HV pins with respect to ground (V_{SS})	—	3.0	3.6	V
$V_{SS_LV}^{(2)}$	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$	V
$V_{DD_BV}^{(3)}$	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V_{SS})	—	3.0	3.6	V
			Relative to V_{DD}	$V_{DD} - 0.1$	$V_{DD} + 0.1$	
V_{SS_ADC}	SR	Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	$V_{SS} + 0.1$	V
$V_{DD_ADC}^{(4)}$	SR	Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (V_{SS})	—	3.0 ⁽⁵⁾	3.6	V
			Relative to V_{DD}	$V_{DD} - 0.1$	$V_{DD} + 0.1$	
V_{IN}	SR	Voltage on any GPIO pin with respect to ground (V_{SS})	—	$V_{SS} - 0.1$	—	V
			Relative to V_{DD}	—	$V_{DD} + 0.1$	
I_{INJPAD}	SR	Injected input current on any pin during overload condition	—	-5	5	mA
I_{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
TV_{DD}	SR	V_{DD} slope to ensure correct power up ⁽⁶⁾	—	3.0 ⁽⁷⁾	250×10^3 (0.25 [V/ μ s])	V/s

1. 100 nF capacitance needs to be provided between each V_{DD}/V_{SS} pair.
2. 330 nF capacitance needs to be provided between each V_{DD_LV}/V_{SS_LV} supply pair.
3. 470 nF capacitance needs to be provided between V_{DD_BV} and the nearest V_{SS_LV} (higher value may be needed depending on external regulator characteristics). Supply ramp slope on V_{DD_BV} should always be faster or equal to slope of V_{DD_HV} . Otherwise, device may enter regulator bypass mode if slope on V_{DD_BV} is slower.
4. 100 nF capacitance needs to be provided between V_{DD_ADC}/V_{SS_ADC} pair.
5. Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V_{LVDHVL} , device is reset.
6. Guaranteed by device validation.
7. Minimum value of TV_{DD} must be guaranteed until V_{DD} reaches 2.6 V (maximum value of V_{PORH}).

$$\text{Equation 2 } P_D = K / (T_J + 273 \text{ } ^\circ\text{C})$$

Therefore, solving equations <Cross Refs>1 and <Cross Refs>2:

$$\text{Equation 3 } K = P_D \times (T_A + 273 \text{ } ^\circ\text{C}) + R_{0JA} \times P_D^2$$

Where:

K is a constant for the particular part, which may be determined from [Equation 3](#) by measuring P_D (at equilibrium) for a known T_A . Using this value of K , the values of P_D and T_J may be obtained by solving equations [Equation 1](#) and [Equation 2](#) iteratively for any value of T_A .

4.6 I/O pad electrical characteristics

4.6.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—provide maximum speed. These are used for improved Nexus debugging capability.
- Input only pads—are associated with ADC channels and 32 kHz low power external crystal oscillator providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

4.6.2 I/O input DC characteristics

[Table 16](#) provides input DC electrical characteristics as described in [Figure 6](#).

Table 18. SLOW configuration output buffer electrical characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
V _{OL}	C C C C	Output low level SLOW configuration	Push Pull	I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}	V
				I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	—	—	0.1V _{DD}	
				I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5	

1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified.

2. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Table 19. MEDIUM configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
V _{OH}	CC C P C C	Output high level MEDIUM configuration	Push Pull	I _{OH} = -3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—	V
				I _{OH} = -2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	0.8V _{DD}	—	—	
				I _{OH} = -1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	0.8V _{DD}	—	—	
				I _{OH} = -1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	V _{DD} - 0.8	—	—	
				I _{OH} = -100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	0.8V _{DD}	—	—	
V _{OL}	CC C P C C	Output low level MEDIUM configuration	Push Pull	I _{OL} = 3.8 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.2V _{DD}	V
				I _{OL} = 2 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	—	0.1V _{DD}	
				I _{OL} = 1 mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ⁽²⁾	—	—	0.1V _{DD}	
				I _{OL} = 1 mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	—	0.5	
				I _{OL} = 100 µA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	0.1V _{DD}	

Table 21. Output pin transition times (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
t_{tr}	CC	Output transition time output pin ⁽²⁾ MEDIUM configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$ $\text{SIUL.PCRx.SRC} = 1$	—	—	10
			$C_L = 50 \text{ pF}$		—	—	20
			$C_L = 100 \text{ pF}$		—	—	40
			$C_L = 25 \text{ pF}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$ $\text{SIUL.PCRx.SRC} = 1$	—	—	12
			$C_L = 50 \text{ pF}$		—	—	25
			$C_L = 100 \text{ pF}$		—	—	40
			$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	4
t_{tr}	CC	Output transition time output pin ⁽²⁾ FAST configuration	$C_L = 50 \text{ pF}$		—	—	6
			$C_L = 100 \text{ pF}$		—	—	12
			$C_L = 25 \text{ pF}$		—	—	4
			$C_L = 50 \text{ pF}$		—	—	7
			$C_L = 100 \text{ pF}$		—	—	12

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. C_L includes device and package capacitances ($C_{PKG} < 5 \text{ pF}$).

4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in [Table 22](#).

[Table 23](#) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 22. I/O supply segments

Package	Supply segment							
	1	2	3	4	5	6	7	8
LBGA208 (1)	Equivalent to LQFP176 segment pad distribution						MCKO	MDO _n /MSE _o
LQFP176	pin7 – pin27	pin28 – pin57	pin59 – pin85	pin86 – pin123	pin124 – pin150	pin151 – pin6	—	—
LQFP144	pin20 – pin49	pin51 – pin99	pin100 – pin122	pin 123 – pin19	—	—	—	—
LQFP100	pin16 – pin35	pin37 – pin69	pin70 – pin83	pin84 – pin15	—	—	—	—

1. LBGA208 available only as development package for Nexus2+.

6. Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 to 9 clocks gated. eMOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication), instance: 1 to 5 clocks gated. RTC/API ON. PIT ON. STM ON. ADC1 OFF. ADC0 ON but no conversion except two analog watchdogs.
7. Only for the “P” classification: No clock, FIRC 16 MHz off, SIRC 128 kHz on, PLL off, HPVreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
9. Only for the “P” classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
10. ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.

4.10 Flash memory electrical characteristics

4.10.1 Program/erase characteristics

Table 29 shows the program and erase characteristics.

Table 29. Program and erase specifications

Symbol	C	Parameter	Conditions	Value				Unit
				Min	Typ (1)	Initial max (2)	Max (3)	
$t_{dwprogram}$	C	Double word (64 bits) program time ⁽⁴⁾	Code Flash	—	18	50	500	μs
			Data Flash	—	22			
$t_{16Kperase}$	C	16 KB block preprogram and erase time	Code Flash	—	200	500	5000	ms
			Data Flash	—	300			
$t_{32Kperase}$	C	32 KB block preprogram and erase time	Code Flash	—	300	600	5000	ms
			Data Flash	—	400			
$t_{128Kperase}$	C	128 KB block preprogram and erase time	Code Flash	—	600	1300	7500	ms
			Data Flash	—	800			
t_{esus}	D	Erase Suspend Latency	—	—	—	30	30	μs
t_{ESRT}	C	Erase Suspend Request Rate ⁽⁵⁾	Code Flash	20	—	—	—	ms
			Data Flash	10	—	—	—	

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.
5. Time between erase suspend resume and the next erase suspend request.

Table 43. Slow internal RC oscillator (128 kHz) electrical characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit
				Min	Typ	Max	
$\Delta_{SIRCPRE}$	CC	C	Slow internal RC oscillator precision after software trimming of f_{SIRC}	$T_A = 25^\circ\text{C}$	-2	—	2
$\Delta_{SIRCTRIM}$	CC	C	Slow internal RC oscillator trimming step	—	—	2.7	—
$\Delta_{SIRCVAR}$	CC	C	Slow internal RC oscillator variation in temperature and supply with respect to f_{SIRC} at $T_A = 55^\circ\text{C}$ in high frequency configuration	High frequency configuration	-10	—	10

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.


2. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.17 ADC electrical characteristics

4.17.1 Introduction


The device provides two Successive Approximation Register (SAR) analog-to-digital converters (10-bit and 12-bit).

Figure 18. Input equivalent circuit (extended channels)



A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in [Figure 17](#)): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).

Figure 19. Transient behavior during sampling phase




In particular two different transient periods can be distinguished:

Equation 11

$$V_{A2} \cdot (C_S + C_{P1} + C_{P2} + C_F) = V_A \cdot C_F + V_{A1} \cdot (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as antialiasing.

Figure 20. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (t_c). Again the conversion period t_c is longer than the sampling time t_s , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time t_s , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive [Equation 12](#) between the ideal and real sampled voltage on C_S :

Equation 12

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:


Equation 13 ADC_0 (10-bit)

$$C_F > 2048 \cdot C_S$$

Table 46. ADC_1 conversion characteristics (12-bit ADC_1) (continued)


Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit	
				Min	Typ	Max		
I _{ADC1pwd}	SR	—	ADC_1 consumption in power down mode	—	—	50	µA	
I _{ADC1run}	SR	—	ADC_1 consumption in running mode	—	—	6	mA	
f _{ADC1}	SR	ADC_1 analog frequency	V _{DD} = 3.3 V	3.33	—	20 + 4%	MHz	
			V _{DD} = 5 V	3.33	—	32 + 4%		
t _{ADC1_PU}	SR	—	ADC_1 power up delay	—	—	1.5	µs	
t _{ADC1_S}	CC	T	Sampling time ⁽⁴⁾ V _{DD} = 3.3 V	f _{ADC1} = 20 MHz, INPSAMP = 12	600	—	—	ns
			Sampling time ⁽⁴⁾ V _{DD} = 5.0 V	f _{ADC1} = 32 MHz, INPSAMP = 17	500	—	—	
			Sampling time ⁽⁴⁾ V _{DD} = 3.3 V	f _{ADC1} = 3.33 MHz, INPSAMP = 255	—	—	76.2	µs
			Sampling time ⁽⁴⁾ V _{DD} = 5.0 V	f _{ADC1} = 3.33 MHz, INPSAMP = 255	—	—	76.2	
t _{ADC1_C}	CC	P	Conversion time ⁽⁵⁾ V _{DD} = 3.3 V	f _{ADC1} = 20 MHz, INPCMP = 0	2.4	—	—	µs
			Conversion time ⁽⁵⁾ V _{DD} = 5.0 V	f _{ADC1} = 32 MHz, INPCMP = 0	1.5	—	—	µs
			Conversion time ⁽⁵⁾ V _{DD} = 3.3 V	f _{ADC1} = 13.33 MHz, INPCMP = 0	—	—	3.6	µs
			Conversion time ⁽⁵⁾ V _{DD} = 5.0 V	f _{ADC1} = 13.33 MHz, INPCMP = 0	—	—	3.6	µs
Δ _{ADC1_SYS}	SR	—	ADC_1 digital clock duty cycle	ADCLKSEL = 1 ⁽⁶⁾	45	—	55	%
C _S	CC	D	ADC_1 input sampling capacitance	—	—	5	pF	
C _{P1}	CC	D	ADC_1 input pin capacitance ₁	—	—	3	pF	
C _{P2}	CC	D	ADC_1 input pin capacitance ₂	—	—	1	pF	
C _{P3}	CC	D	ADC_1 input pin capacitance ₃	—	—	1.5	pF	
R _{SW1}	CC	D	Internal resistance of analog source	—	—	1	kΩ	
R _{SW2}	CC	D	Internal resistance of analog source	—	—	2	kΩ	
R _{AD}	CC	D	Internal resistance of analog source	—	—	0.3	kΩ	

Figure 25. DSPI classic SPI timing — slave, CPHA = 1



Note: Numbers shown reference [Table 47](#).

Figure 26. DSPI modified transfer format timing — master, CPHA = 0



Note: Numbers shown reference [Table 47](#).

5.2.3 LQFP100

Figure 35. LQFP100 package mechanical drawing




Table 53. LQFP100 mechanical data

Symbol	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	—	0.200	0.0035	—	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	—	12.000	—	—	0.4724	—
E	15.800	16.000	16.200	0.6220	0.6299	0.6378

Table 56. Revision history (continued)

Date	Revision	Changes
12-Sep- 2011	6	<p>Editorial and formatting changes throughout Replaced instances of “e200z0” with “e200z0h” Device family comparison table:</p> <ul style="list-style-type: none"> – added 1 MB code flash LQFP100 version – added 1.5 MB code flash LQFP144 version – removed 768 KB code flash LQFP176 version – changed LINFlex count for 144-pin LQFP—was ‘6’; is ‘8’ – changed LINFlex count for 176-pin LQFP—was ‘8’; is ‘10’ – replaced 105 °C with 125 °C in footnote 2 <p>SPC560B54/6x block diagram: added GPIO and VREG to legend SPC560B54/6x series block summary: added acronym “JTAGC”; in WKPU function changed “up to 18 external sources” to “up to 27 external sources” LQFP144 pin configuration: for pins 37–72, restored the pin labels that existed prior to 27 July 2010 LQFP176 pin configuration: corrected name of pin 4: was EPC[15]; is PC[15] Added following sections:</p> <ul style="list-style-type: none"> – Pad configuration during reset phases – Pad configuration during standby mode exit – Voltage supply pins – Pad types – System pins – Functional port pins – Nexus 2+ pins <p>Section “NVUSRO register”: edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of ‘1’ in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN] Added section “NVUSRO[WATCHDOG_EN] field description” Tables “Absolute maximum ratings” and “Recommended operating conditions (3.3 V)": replaced “VSS_HV_ADC0, VSS_HV_ADC1” with “VDD_HV_ADC0, VDD_HV_ADC1” in V_{DD_ADC} parameter description “Recommended operating conditions (5.0 V)" table: replaced “VSS_HV_ADC0, VSS_HV_ADC1” with “VDD_HV_ADC0, VDD_HV_ADC1” in V_{DD_ADC} parameter description; changed 3.6V to 3.0V in footnote 2 Section “External ballast resistor recommendations”: replaced “low voltage monitor” with “low voltage detector (LVD)” “I/O input DC electrical characteristics” table: updated I_{LKG} characteristics “MEDIUM configuration output buffer electrical characteristics” table: changed “$I_{OH} = 100 \mu A$” to “$I_{OL} = 100 \mu A$” in V_{OL} conditions I/O weight: updated table (includes replacing instances of bit “SRE” with “SRC”) “Reset electrical characteristics” table: updated parameter classification for I_{WPU} Updated voltage regulator electrical characteristics Section “Low voltage detector electrical characteristics”: changed title (was “Voltage monitor electrical characteristics”); changed “as well as four low voltage detectors” to “as well as five low voltage detectors”; added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of “Low voltage monitor” with “Low voltage detector”; updated values for $V_{LVDLVBKPL}$ and $V_{LVDLVCORL}$ Updated section “Power consumption”</p>