



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | e200z0h |
| Core Size | 32-Bit Single-Core |
| Speed | 64MHz |
| Connectivity | CANbus, I ² C, LINbus, SCI, SPI, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 149 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 80K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 53x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 176-LQFP |
| Supplier Device Package | 176-LQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/spc560b60l7b6e0y |

List of tables

| | | |
|-----------|---|-----|
| Table 1. | Device summary | 1 |
| Table 2. | SPC560B54/6x family comparison | 8 |
| Table 3. | SPC560B54/6x series block summary | 11 |
| Table 4. | Voltage supply pin descriptions | 17 |
| Table 5. | System pin descriptions | 19 |
| Table 6. | Functional port pin descriptions | 20 |
| Table 7. | Nexus 2+ pin descriptions | 55 |
| Table 8. | Parameter classifications | 56 |
| Table 9. | PAD3V5V field description | 57 |
| Table 10. | OSCILLATOR_MARGIN field description | 57 |
| Table 11. | WATCHDOG_EN field description | 57 |
| Table 12. | Absolute maximum ratings | 58 |
| Table 13. | Recommended operating conditions (3.3 V) | 59 |
| Table 14. | Recommended operating conditions (5.0 V) | 60 |
| Table 15. | LQFP thermal characteristics | 61 |
| Table 16. | I/O input DC electrical characteristics | 64 |
| Table 17. | I/O pull-up/pull-down DC electrical characteristics | 65 |
| Table 18. | SLOW configuration output buffer electrical characteristics | 65 |
| Table 19. | MEDIUM configuration output buffer electrical characteristics | 66 |
| Table 20. | FAST configuration output buffer electrical characteristics | 67 |
| Table 21. | Output pin transition times | 67 |
| Table 22. | I/O supply segments | 68 |
| Table 23. | I/O consumption | 69 |
| Table 24. | I/O weight | 70 |
| Table 25. | Reset electrical characteristics | 78 |
| Table 26. | Voltage regulator electrical characteristics | 80 |
| Table 27. | Low voltage detector electrical characteristics | 82 |
| Table 28. | Power consumption on VDD_BV and VDD_HV | 83 |
| Table 29. | Program and erase specifications | 84 |
| Table 30. | Flash module life | 85 |
| Table 31. | Flash read access timing | 85 |
| Table 32. | Flash power supply DC electrical characteristics | 86 |
| Table 33. | Start-up time/Switch-off time | 86 |
| Table 34. | EMI radiated emission measurement | 87 |
| Table 35. | ESD absolute maximum ratings | 88 |
| Table 36. | Latch-up results | 88 |
| Table 37. | Crystal description | 89 |
| Table 38. | Fast external crystal oscillator (4 to 16 MHz) electrical characteristics | 90 |
| Table 39. | Crystal motional characteristics | 92 |
| Table 40. | Slow external crystal oscillator (32 kHz) electrical characteristics | 93 |
| Table 41. | FMPLL electrical characteristics | 94 |
| Table 42. | Fast internal RC oscillator (16 MHz) electrical characteristics | 94 |
| Table 43. | Slow internal RC oscillator (128 kHz) electrical characteristics | 95 |
| Table 44. | ADC input leakage current | 102 |
| Table 45. | ADC_0 conversion characteristics (10-bit ADC_0) | 102 |
| Table 46. | ADC_1 conversion characteristics (12-bit ADC_1) | 104 |
| Table 47. | On-chip peripherals current consumption | 107 |
| Table 48. | DSPI characteristics | 109 |

| | | |
|-----------|-----------------------------------|-----|
| Table 49. | Nexus characteristics | 115 |
| Table 50. | JTAG characteristics | 117 |
| Table 51. | LQFP176 mechanical data | 119 |
| Table 52. | LQFP144 mechanical data | 120 |
| Table 53. | LQFP100 mechanical data | 122 |
| Table 54. | LBGA208 mechanical data | 124 |
| Table 55. | Abbreviations | 127 |
| Table 56. | Revision history | 128 |

Table 3 summarizes the functions of the blocks present on the SPC560B54/6x.

Table 3. SPC560B54/6x series block summary

| Block | Function |
|---|---|
| Analog-to-digital converter (ADC) | Converts analog voltages to digital values |
| Boot assist module (BAM) | A block of read-only memory containing VLE code which is executed according to the boot mode of the device |
| Clock generation module (MC_CGM) | Provides logic and control required for the generation of system and peripheral clocks |
| Clock monitor unit (CMU) | Monitors clock source (internal and external) integrity |
| Cross triggering unit (CTU) | Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT |
| Crossbar switch (XBAR) | Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width. |
| Deserial serial peripheral interface (DSPI) | Provides a synchronous serial interface for communication with external devices |
| Enhanced direct memory access (eDMA) | Performs complex data transfers with minimal intervention from a host processor via “n” programmable channels |
| Enhanced modular input output system (eMIOS) | Provides the functionality to generate or measure events |
| Error correction status module (ECSM) | Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes |
| Flash memory | Provides non-volatile storage for program code, constants and variables |
| FlexCAN (controller area network) | Supports the standard CAN communications protocol |
| Frequency-modulated phase-locked loop (FMPLL) | Generates high-speed system clocks and supports programmable frequency modulation |
| Inter-integrated circuit (I ² C) bus | Two-wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices |
| Internal multiplexer (IMUX) SIU subblock | Allows flexible mapping of peripheral interface on the different pins of the device |
| Interrupt controller (INTC) | Provides priority-based preemptive scheduling of interrupt requests |
| JTAG controller (JTAGC) | Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode |
| LINFlex controller | Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load |
| Memory protection unit (MPU) | Provides hardware access control for all memory references generated in a device |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration ⁽³⁾ | Pin number | | | |
|----------|---------|---|---|---|--------------------------------|----------|------------------------------------|------------|----------|----------|-------------------------|
| | | | | | | | | LQFP 100 | LQFP 144 | LQFP 176 | LBGA 208 ⁽⁴⁾ |
| PC[8] | PCR[40] | AF0 AF1 AF2 AF3 | GPIO[40] LIN2TX E0UC[3] DEBUG[6] | SIUL LINFlex_2 eMIOS_0 SSCM | I/O O I/O O | S | Tristate | 99 | 143 | 175 | A1 |
| PC[9] | PCR[41] | AF0 AF1 AF2 AF3 — — | GPIO[41] — E0UC[7] DEBUG[7] WKPU[13] ⁽⁵⁾ LIN2RX | SIUL — eMIOS_0 SSCM WKPU LINFlex_2 | I/O — I/O O — I | S | Tristate | 2 | 2 | 2 | B1 |
| PC[10] | PCR[42] | AF0 AF1 AF2 AF3 | GPIO[42] CAN1TX CAN4TX MA[1] | SIUL FlexCAN_1 FlexCAN_4 ADC_0 | I/O O O O | M | Tristate | 22 | 28 | 36 | M3 |
| PC[11] | PCR[43] | AF0 AF1 AF2 AF3 — — — | GPIO[43] — — MA[2] WKPU[5] ⁽⁵⁾ CAN1RX CAN4RX | SIUL — — ADC_0 WKPU FlexCAN_1 FlexCAN_4 | I/O — — O — I | S | Tristate | 21 | 27 | 35 | M4 |

Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration ⁽³⁾ | Pin number | | | |
|----------|---------|-----------------------------------|---|---|------------------------------|----------|------------------------------------|------------|----------|----------|-------------------------|
| | | | | | | | | LQFP 100 | LQFP 144 | LQFP 176 | LBGA 208 ⁽⁴⁾ |
| PD[12] | PCR[60] | AF0 AF1 AF2 AF3 — | GPIO[60] CS5_0 E0UC[24] — ADC0_S[4] | SIUL DSPI_0 eMIOS_0 — ADC_0 | I/O O I/O — — | J | Tristate | — | — | 100 | M15 |
| PD[13] | PCR[61] | AF0 AF1 AF2 AF3 — | GPIO[61] CS0_1 E0UC[25] — ADC0_S[5] | SIUL DSPI_1 eMIOS_0 — ADC_0 | I/O I/O I/O — — | J | Tristate | 62 | 84 | 102 | M14 |
| PD[14] | PCR[62] | AF0 AF1 AF2 AF3 — | GPIO[62] CS1_1 E0UC[26] — ADC0_S[6] | SIUL DSPI_1 eMIOS_0 — ADC_0 | I/O O I/O — — | J | Tristate | 64 | 86 | 104 | L15 |
| PD[15] | PCR[63] | AF0 AF1 AF2 AF3 — | GPIO[63] CS2_1 E0UC[27] — ADC0_S[7] | SIUL DSPI_1 eMIOS_0 — ADC_0 | I/O O I/O — — | J | Tristate | 66 | 88 | 106 | L14 |
| Port E | | | | | | | | | | | |



Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration ⁽³⁾ | Pin number | | | |
|----------|---------|---|--|---|-------------------------------------|----------|------------------------------------|------------|----------|----------|-------------------------|
| | | | | | | | | LQFP 100 | LQFP 144 | LQFP 176 | LBGA 208 ⁽⁴⁾ |
| PE[5] | PCR[69] | AF0 AF1 AF2 AF3 | GPIO[69] E0UC[21] CS0_1 MA[2] | SIUL eMIOS_0 DSPI_1 ADC_0 | I/O I/O I/O O | M | Tristate | 94 | 133 | 161 | C6 |
| PE[6] | PCR[70] | AF0 AF1 AF2 AF3 — | GPIO[70] E0UC[22] CS3_0 MA[1] EIRQ[22] | SIUL eMIOS_0 DSPI_0 ADC_0 SIUL | I/O I/O O O — | M | Tristate | 95 | 139 | 167 | B5 |
| PE[7] | PCR[71] | AF0 AF1 AF2 AF3 — | GPIO[71] E0UC[23] CS2_0 MA[0] EIRQ[23] | SIUL eMIOS_0 DSPI_0 ADC_0 SIUL | I/O I/O O O — | M | Tristate | 96 | 140 | 168 | C4 |
| PE[8] | PCR[72] | AF0 AF1 AF2 AF3 | GPIO[72] CAN2TX E0UC[22] CAN3TX | SIUL FlexCAN_2 eMIOS_0 FlexCAN_3 | I/O O I/O O | M | Tristate | 9 | 13 | 21 | G2 |
| PE[9] | PCR[73] | AF0 AF1 AF2 AF3 — — — | GPIO[73] — E0UC[23] — WKPU[7] ⁽⁵⁾ CAN2RX CAN3RX | SIUL — eMIOS_0 — WKPU FlexCAN_2 FlexCAN_3 | I/O — I/O — — I I | S | Tristate | 10 | 14 | 22 | G1 |



Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration ⁽³⁾ | Pin number | | | |
|-----------------------|----------|-----------------------------------|---|------------------------------------|------------------------------|----------|------------------------------------|------------|----------|----------|-------------------------|
| | | | | | | | | LQFP 100 | LQFP 144 | LQFP 176 | LBGA 208 ⁽⁴⁾ |
| PH[4] | PCR[116] | AF0 AF1 AF2 AF3 | GPIO[116] E1UC[6] — — | SIUL eMIOS_1 — — | I/O I/O — — | M | Tristate | — | 134 | 162 | A6 |
| PH[5] | PCR[117] | AF0 AF1 AF2 AF3 | GPIO[117] E1UC[7] — — | SIUL eMIOS_1 — — | I/O I/O — — | S | Tristate | — | 135 | 163 | B6 |
| PH[6] | PCR[118] | AF0 AF1 AF2 AF3 | GPIO[118] E1UC[8] — MA[2] | SIUL eMIOS_1 — ADC_0 | I/O I/O — O | M | Tristate | — | 136 | 164 | D5 |
| PH[7] | PCR[119] | AF0 AF1 AF2 AF3 | GPIO[119] E1UC[9] CS3_2 MA[1] | SIUL eMIOS_1 DSPI_2 ADC_0 | I/O I/O O O | M | Tristate | — | 137 | 165 | C5 |
| PH[8] | PCR[120] | AF0 AF1 AF2 AF3 | GPIO[120] E1UC[10] CS2_2 MA[0] | SIUL eMIOS_1 DSPI_2 ADC_0 | I/O I/O O O | M | Tristate | — | 138 | 166 | A5 |
| PH[9] ⁽¹⁰⁾ | PCR[121] | AF0 AF1 AF2 AF3 | GPIO[121] — TCK — | SIUL — JTAGC — | I/O — — — | S | Input, weak pull- up | 88 | 127 | 155 | B8 |



Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration ⁽³⁾ | Pin number | | | |
|----------|----------|-----------------------------------|------------|------------|------------------------------|----------|------------------------------------|------------|----------|----------|-------------------------|
| | | | | | | | | LQFP 100 | LQFP 144 | LQFP 176 | LBGA 208 ⁽⁴⁾ |
| PI[10] | PCR[138] | AF0 | GPIO[138] | SIUL | I/O | J | Tristate | — | — | 110 | J15 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | | | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ADC0_S[18] | ADC_0 | — | | | | | | |
| PI[11] | PCR[139] | AF0 | GPIO[139] | SIUL | I/O | J | Tristate | — | — | 111 | J16 |
| | | AF1 | — | — | — | | | | | | |
| | | AF2 | — | — | — | | | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ADC0_S[19] | ADC_0 | — | | | | | | |
| PI[12] | PCR[140] | AF0 | GPIO[140] | SIUL | I/O | J | Tristate | — | — | 112 | G14 |
| | | AF1 | CS0_3 | DSPI_3 | I/O | | | | | | |
| | | AF2 | — | — | — | | | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ADC0_S[20] | ADC_0 | — | | | | | | |
| PI[13] | PCR[141] | AF0 | GPIO[141] | SIUL | I/O | J | Tristate | — | — | 113 | G15 |
| | | AF1 | CS1_3 | DSPI_3 | O | | | | | | |
| | | AF2 | — | — | — | | | | | | |
| | | AF3 | — | — | — | | | | | | |
| | | — | ADC0_S[21] | ADC_0 | — | | | | | | |



Table 6. Functional port pin descriptions (continued)

| Port pin | PCR | Alternate function ⁽¹⁾ | Function | Peripheral | I/O direction ⁽²⁾ | Pad type | RESET configuration ⁽³⁾ | Pin number | | | |
|----------|----------|-----------------------------------|--|-----------------------------------|------------------------------|----------|------------------------------------|------------|----------|----------|-------------------------|
| | | | | | | | | LQFP 100 | LQFP 144 | LQFP 176 | LBGA 208 ⁽⁴⁾ |
| PJ[2] | PCR[146] | AF0 AF1 AF2 AF3 — | GPIO[146] CS0_5 — — ADC0_S[26] | SIUL DSPI_5 — — ADC_0 | I/O I/O — — — | J | Tristate | — | — | 72 | P4 |
| PJ[3] | PCR[147] | AF0 AF1 AF2 AF3 — | GPIO[147] CS1_5 — — ADC0_S[27] | SIUL DSPI_5 — — ADC_0 | I/O O — — — | J | Tristate | — | — | 71 | P2 |
| PJ[4] | PCR[148] | AF0 AF1 AF2 AF3 | GPIO[148] SCK_5 E1UC[18] — | SIUL DSPI_5 eMIOS_1 — | I/O I/O I/O — | M | Tristate | — | — | 5 | A4 |

1. Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF2. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".
2. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
3. The RESET configuration applies during and after reset.
4. LBGA208 available only as development package for Nexus2+
5. All WKPU pins also support external interrupt capability. See the WKPU chapter for further details.
6. NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.
7. "Not applicable" because these functions are available only while the device is booting. Refer to the BAM information for details.
8. Value of PCR.IBE bit must be 0.
9. This wakeup input cannot be used to exit STANDBY mode.



10. Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
PC[0:1] are available as JTAG pins (TDI and TDO respectively).
PH[9:10] are available as JTAG pins (TCK and TMS respectively).
It is up to the user to configure these pins as GPIO when needed.
11. PC[1] is a fast/medium pad but is in medium configuration by default. This pad is in Alternate Function 2 mode after reset which has TDO functionality. The reset value of PCR.OBE is '1', but this setting has no impact as long as this pad stays in AF2 mode. After configuring this pad as GPIO (PCR.PA = 0), output buffer is enabled as reset value of PCR.OBE = 1.
12. Not available in LQFP100 package.

4 Electrical characteristics

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” for System Requirement is included in the Symbol column.

4.1 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 8](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 8. Parameter classifications

| Classification tag | Tag description |
|--------------------|--|
| P | Those parameters are guaranteed during production testing on each individual device. |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

Note: *The classification is shown in the column labeled “C” in the parameter tables where appropriate.*

4.2 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

4.2.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. [Table 9](#) shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 9. PAD3V5V field description⁽¹⁾

| Value ⁽²⁾ | Description |
|----------------------|------------------------------|
| 0 | High voltage supply is 5.0 V |
| 1 | High voltage supply is 3.3 V |

1. See the device reference manual for more information on the NVUSRO register.
2. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.2.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. [Table 10](#) shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 10. OSCILLATOR_MARGIN field description⁽¹⁾

| Value ⁽²⁾ | Description |
|----------------------|---|
| 0 | Low consumption configuration (4 MHz/8 MHz) |
| 1 | High margin configuration (4 MHz/16 MHz) |

1. See the device reference manual for more information on the NVUSRO register.
2. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

4.2.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. [Table 11](#) shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 11. WATCHDOG_EN field description

| Value ⁽¹⁾ | Description |
|----------------------|---------------------|
| 0 | Disable after reset |
| 1 | Enable after reset |

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

Table 21. Output pin transition times (continued)

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit |
|----------|----|--|---------------------------|---|-----|-----|------|
| | | | | Min | Typ | Max | |
| t_{tr} | CC | Output transition time output pin ⁽²⁾ MEDIUM configuration | $C_L = 25 \text{ pF}$ | $V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$ $\text{SIUL.PCRx.SRC} = 1$ | — | — | 10 |
| | | | $C_L = 50 \text{ pF}$ | | — | — | 20 |
| | | | $C_L = 100 \text{ pF}$ | | — | — | 40 |
| | | | $C_L = 25 \text{ pF}$ | $V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$ $\text{SIUL.PCRx.SRC} = 1$ | — | — | 12 |
| | | | $C_L = 50 \text{ pF}$ | | — | — | 25 |
| | | | $C_L = 100 \text{ pF}$ | | — | — | 40 |
| | | | $C_L = 25 \text{ pF}$ | $V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$ | — | — | 4 |
| t_{tr} | CC | Output transition time output pin ⁽²⁾ FAST configuration | $C_L = 50 \text{ pF}$ | | — | — | 6 |
| | | | $C_L = 100 \text{ pF}$ | | — | — | 12 |
| | | | $C_L = 25 \text{ pF}$ | | — | — | 4 |
| | | | $C_L = 50 \text{ pF}$ | | — | — | 7 |
| | | | $C_L = 100 \text{ pF}$ | | — | — | 12 |

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. C_L includes device and package capacitances ($C_{PKG} < 5 \text{ pF}$).

4.6.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in [Table 22](#).

[Table 23](#) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Table 22. I/O supply segments

| Package | Supply segment | | | | | | | |
|----------------|--|------------------|--------------------|--------------------|--------------------|------------------|------|---------------------------------------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| LBGA208 (1) | Equivalent to LQFP176 segment pad distribution | | | | | | MCKO | MDO _n /MSE _o |
| LQFP176 | pin7 – pin27 | pin28 – pin57 | pin59 – pin85 | pin86 – pin123 | pin124 – pin150 | pin151 – pin6 | — | — |
| LQFP144 | pin20 – pin49 | pin51 – pin99 | pin100 – pin122 | pin 123 – pin19 | — | — | — | — |
| LQFP100 | pin16 – pin35 | pin37 – pin69 | pin70 – pin83 | pin84 – pin15 | — | — | — | — |

1. LBGA208 available only as development package for Nexus2+.

1. $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125^\circ\text{C}$, unless otherwise specified.
2. This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.
3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V.
4. External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.
5. In-rush average current is seen only for short time during power-up and on standby exit (maximum 20 μs , depending on external capacitances to be loaded).
6. The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

4.8.2 Low voltage detector electrical characteristics

The device implements a power-on reset (POR) module to ensure correct power-up initialization, as well as five low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV3B monitors V_{DD_BV} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27_VREG in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the $5.0 \text{ V} \pm 10\%$ range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual)
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

Note: When enabled, power domain No. 2 is monitored through LVDLVBKP.

4.11.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device ($3 \text{ parts} \times (n + 1) \text{ supply pin}$). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).

Table 35. ESD absolute maximum ratings⁽¹⁾⁽²⁾

| Symbol | Ratings | Conditions | Class | Max value ⁽³⁾ | Unit |
|-----------------------|---|--|-------|--------------------------|------|
| $V_{\text{ESD(HBM)}}$ | Electrostatic discharge voltage (Human Body Model) | $T_A = 25^\circ\text{C}$ conforming to AEC-Q100-002 | H1C | 2000 | V |
| $V_{\text{ESD(MM)}}$ | Electrostatic discharge voltage (Machine Model) | $T_A = 25^\circ\text{C}$ conforming to AEC-Q100-003 | M2 | 200 | |
| $V_{\text{ESD(CDM)}}$ | Electrostatic discharge voltage (Charged Device Model) | $T_A = 25^\circ\text{C}$ conforming to AEC-Q100-011 | C3A | 500 750 (corners) | |

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

3. Data based on characterization results, not tested in production

4.11.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 36. Latch-up results

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|--|------------|
| LU | Static latch-up class | $T_A = 125^\circ\text{C}$ conforming to JESD 78 | II level A |

4.12 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 11](#) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 37](#) provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

Table 42. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit |
|---------------------|----|--|--|----------------------------------|-----|------|------|
| | | | | Min | Typ | Max | |
| $I_{FIRCSTOP}$ | CC | Fast internal RC oscillator high frequency and system clock current in stop mode | $T_A = 25^\circ\text{C}$ | sysclk = off | — | 500 | — |
| | | | | sysclk = 2 MHz | — | 600 | — |
| | | | | sysclk = 4 MHz | — | 700 | — |
| | | | | sysclk = 8 MHz | — | 900 | — |
| | | | | sysclk = 16 MHz | — | 1250 | — |
| t_{FIRCSU} | CC | C | Fast internal RC oscillator start-up time | $V_{DD} = 5.0\text{ V} \pm 10\%$ | | — | 1.1 |
| $\Delta_{FIRCPRE}$ | CC | C | Fast internal RC oscillator precision after software trimming of f_{FIRC} | $T_A = 25^\circ\text{C}$ | | —1 | — |
| $\Delta_{FIRCTRIM}$ | CC | C | Fast internal RC oscillator trimming step | $T_A = 25^\circ\text{C}$ | | — | 1.6 |
| $\Delta_{FIRCVAR}$ | CC | C | Fast internal RC oscillator variation over temperature and supply with respect to f_{FIRC} at $T_A = 25^\circ\text{C}$ in high-frequency configuration | — | | —5 | — |
| | | | | | | 5 | % |

1. $V_{DD} = 3.3\text{ V} \pm 10\% / 5.0\text{ V} \pm 10\%$, $T_A = -40$ to 125°C , unless otherwise specified.

2. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

4.16 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz low power internal RC oscillator. This can be used as the reference clock for the RTC module.


Table 43. Slow internal RC oscillator (128 kHz) electrical characteristics

| Symbol | C | Parameter | Conditions ⁽¹⁾ | Value | | | Unit |
|------------------|----|-----------|---|---|-----|-----|------|
| | | | | Min | Typ | Max | |
| f_{SIRC} | CC | P | Slow internal RC oscillator low frequency | $T_A = 25^\circ\text{C}$, trimmed | | — | 128 |
| | SR | — | | — | | 100 | — |
| $I_{SIRC}^{(2)}$ | CC | C | Slow internal RC oscillator low frequency current | $T_A = 25^\circ\text{C}$, trimmed | | — | 5 |
| t_{SIRCSU} | CC | P | Slow internal RC oscillator start-up time | $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V} \pm 10\%$ | | — | 12 |
| | | | | | | 8 | μA |

Equation 11

$$V_{A2} \cdot (C_S + C_{P1} + C_{P2} + C_F) = V_A \cdot C_F + V_{A1} \cdot (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_F C_F$ filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (t_s). The filter is typically designed to act as antialiasing.

Figure 20. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the antialiasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (t_c). Again the conversion period t_c is longer than the sampling time t_s , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_F C_F$ is definitively much higher than the sampling time t_s , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive [Equation 12](#) between the ideal and real sampled voltage on C_S :

Equation 12

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Equation 13 ADC_0 (10-bit)

$$C_F > 2048 \cdot C_S$$

Figure 23. DSPI classic SPI timing — master, CPHA = 1




Note: Numbers shown reference [Table 47](#).

Figure 24. DSPI classic SPI timing — slave, CPHA = 0

Note: Numbers shown reference [Table 47](#).

5.2.4 LBGA208

Figure 36. LBGA208 package mechanical drawing



1. The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug.
A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

Table 54. LBGA208 mechanical data

| Symbol | mm | | | inches ⁽¹⁾ | | | Notes |
|--------|------|-------|------|-----------------------|--------|--------|-------|
| | Min | Typ | Max | Min | Typ | Max | |
| A | — | — | 1.70 | — | — | 0.0669 | (2) |
| A1 | 0.30 | — | — | 0.0118 | — | — | — |
| A2 | — | 1.085 | — | — | 0.0427 | — | — |
| A3 | — | 0.30 | — | — | 0.0118 | — | — |
| A4 | — | — | 0.80 | — | — | 0.0315 | — |
| b | 0.50 | 0.60 | 0.70 | 0.0197 | 0.0236 | 0.0276 | (3) |

Appendix A Abbreviations

Table 55 lists abbreviations used but not defined elsewhere in this document.

Table 55. Abbreviations

| Abbreviation | Meaning |
|--------------|---|
| CMOS | Complementary metal oxide semiconductor |
| CPHA | Clock phase |
| CPOL | Clock polarity |
| CS | Peripheral chip select |
| EVTO | Event out |
| MCKO | Message clock out |
| MDO | Message data out |
| MSEO | Message start/end out |
| MTFE | Modified timing format enable |
| SCK | Serial communications clock |
| SOUT | Serial data out |
| TBD | To be defined |
| TCK | Test clock input |
| TDI | Test data input |
| TDO | Test data output |
| TMS | Test mode select |