

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, PWM, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VQFN Exposed Pad
Supplier Device Package	24-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08qb4cgk

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Table of Contents**

1	MCU	Block Diagram		3.11 Analog Comparator (ACMP) Electricals	20
2	Pin A	Assignments		3.12 ADC Characteristics	20
3	Elect	rical Characteristics		3.13 Flash Specifications	23
	3.1	Introduction		3.14 EMC Performance	24
	3.2	Parameter Classification 7	4	Ordering Information	25
	3.3	Absolute Maximum Ratings7		Package Information	
	3.4	Thermal Characteristics 8		5.1 Mechanical Drawings	
	3.5	ESD Protection and Latch-Up Immunity 9		-	
	3.6	DC Characteristics			
	3.7	Supply Current Characteristics			
	3.8	External Oscillator (XOSC) Characteristics 15			
	3.9	Internal Clock Source (ICS) Characteristics 16			
	3.10	AC Characteristics			
		3.10.1Control Timing			
		3.10.2TPM Module Timing			

## **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	10/22/2008	Initial public released.
2	12/17/2008	Completed all the TBDs in Table 8.
3	3/6/2009	Corrected the 24-pin QFN package information. Changed $V_{DDAD}$ and $V_{SSAD}$ to $V_{DDA}$ and $V_{SSA}$ separatedly. In Table 7, updated the $II_{In}I$ , $II_{OZ}I$ and added $II_{OZTOT}I$ . In Table 11, updated the DCO output frequency range-trimmed, and updated some of the symbols.

## **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9S08QB8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

# 2 Pin Assignments

This chapter shows the pin assignments for the MC9S08QB8 series devices.

Table 1. Pin Availability by Package Pin-Count

Pir	n Num	ber		< Lowes	t <b>Priority</b>	> Highest	
28	24	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	_	_	PTC5				
2		_	PTC4				
3	23	1	PTA5	IRQ	TCLK	RESET	
4	24	2	PTA4	ACMPO	BKGD	MS	
5	1	3					$V_{DD}$
6	2	_					V <sub>DDA</sub> /V <sub>REFH</sub>
7	3	_					V <sub>SSA</sub> /V <sub>REFL</sub>
8	4	4					$V_{SS}$
9	5	5	PTB7				EXTAL
10	6	6	PTB6				XTAL
11	7	7	PTB5	TPMCH0 <sup>1</sup>			
12	8	8	PTB4				
13	l	_	PTC3				
14	l	_	PTC2				
15	9	_	PTC1				
16	10	_	PTC0				
17	11	9	PTB3	KBIP7		ADP7	
18	12	10	PTB2	KBIP6		ADP6	
19	13	11	PTB1	KBIP5	TxD	ADP5	
20	14	12	PTB0	KBIP4	RxD	ADP4	
21	15	_	PTA7				
22	16	_	PTA6				
23	17	13	PTA3	KBIP3		ADP3	
24	18	14	PTA2	KBIP2		ADP2	
25	19	15	PTA1	KBIP1		ADP1 <sup>2</sup>	ACMP-2
26	20	16	PTA0	KBIP0	ТРМСН0	ADP0 <sup>2</sup>	ACMP+ <sup>2</sup>
27	21	_	PTC7				
28	22	_	PTC6				

<sup>&</sup>lt;sup>1</sup> TPMCH0 pin can be repositioned using at PTB5 TPMCH0PS in SOPT2, default reset location is PTA0.

 $<sup>^{2}\,\,</sup>$  If ADC and ACMP are enabled, both modules will have access to the pin.

### 3 Electrical Characteristics

#### 3.1 Introduction

This chapter contains electrical and timing specifications for the MC9S08QB8 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA

**Table 3. Absolute Maximum Ratings** 

 $T_{sta}$ 

### 3.4 Thermal Characteristics

Storage temperature range

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating **Symbol** Value Unit  $T_L$  to  $T_H$ Operating temperature range (packaged)  $T_A$ °C -40 to 85 Maximum junction temperature °C  $T_{JM}$ Thermal resistance 28-pin SOIC °C/W Thermal resistance 24-pin QFN 92 °C/W  $\theta_{\mathsf{JA}}$ Thermal resistance 16-pin TSSOP 129 °C/W

**Table 4. Thermal Characteristics** 

The average chip-junction temperature  $(T_I)$  in  ${}^{\circ}C$  can be obtained from:

$$T_{.1} = T_{\Delta} + (P_{D} \times \theta_{.1\Delta})$$
 Eqn. 1

-55 to 150

°C

where:

MC9S08QB8 Series MCU Data Sheet, Rev. 3

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^2</sup>$  All functional non-supply pins, except for PTA5 are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}$ 

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

**Table 7. DC Characteristics (continued)** 

Num	С	C	Characteristic	Symbol	Condition	Min	Typical <sup>1</sup>	Max	Unit
10	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	II <sub>OZTOT</sub> I	$V_{In} = V_{DD}$ or $V_{SS}$	_	_	2	μА
11	Р	Pullup, Pulldown resistors	all digital inputs except PTA5/IRQ/TCLK/RESET, when enabled	R <sub>PU,</sub> R <sub>PD</sub>	_	17.5	_	52.5	kΩ
12	С	Pullup, Pulldown resistors	PTA5/IRQ/TCLK/RESET, when enabled <sup>2</sup>	R <sub>PU,</sub> R <sub>PD</sub>	_	17.5	_	52.5	kΩ
		DC injection	Single pin limit			-0.2	_	0.2	mA
13	D	current <sup>3, 4,</sup> Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	<b>–</b> 5	_	5	mA	
14	С	Input Capacita	ance, all pins	C <sub>In</sub>	_	_	_	8	pF
15	C	RAM retention	n voltage	$V_{RAM}$	_	_	0.6	1.0	V
16	С	POR re-arm v	oltage <sup>6</sup>	V <sub>POR</sub>	_	0.9	1.4	2.0	V
17	D	POR re-arm t	ime	t <sub>POR</sub>	_	10	_	_	μS
18	Р	Low-voltage d	letection threshold	V <sub>LVD</sub>	V <sub>DD</sub> falling V <sub>DD</sub> rising	1.80 1.88	1.84 1.92	1.88 1.96	V
19	Р	Low-voltage v	varning threshold	$V_{LVW}$	V <sub>DD</sub> falling V <sub>DD</sub> rising	2.08	2.14	2.26	V
20	С	hysteresis	nhibit reset/recover	V <sub>hys</sub>	_	_	80	_	mV
21	Ρ	Bandgap Volta	age Reference <sup>7</sup>	$V_{BG}$	_	1.15	1.17	1.18	V

Typical values are measured at 25 °C. Characterized, not tested

<sup>&</sup>lt;sup>2</sup> The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear lower when measured externally on the pin.

 $<sup>^3</sup>$  All functional non-supply pins, except for PTA5 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .


<sup>&</sup>lt;sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>&</sup>lt;sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>&</sup>lt;sup>7</sup> Factory trimmed at  $V_{DD} = 3.0 \text{ V}$ , Temp = 25 °C

#### **Electrical Characteristics**







Figure 5. Pullup and Pulldown Typical Resistor Values ( $V_{DD} = 3.0 \text{ V}$ )







Figure 6. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 7. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 8. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 9. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

## 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

**Table 9. Stop Mode Adders (continued)** 

Num	С	Parameter	Condition		Tempe	erature		Units
Num	O	Farameter	Condition	<b>-40</b> °C	<b>25</b> °C	<b>70</b> °C	<b>85</b> °C	Omis
4	Т	RTC	Does not include clock source current	50	75	100	150	nA
5	T	LVD <sup>1</sup>	LVDSE = 1	90	100	110	115	μΑ
6	T	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	18	20	22	23	μΑ
7	Т	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μΑ

<sup>&</sup>lt;sup>1</sup> Not available in stop2 mode.

## 3.8 External Oscillator (XOSC) Characteristics

Reference Figure 10 and Figure 11 for crystal or resonator circuits.

Table 10. XOSCVLP and ICS Specifications (Temperature Range = −40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f <sub>lo</sub> f <sub>hi</sub> f <sub>hi</sub>	32 1 1	_ _ _	38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C <sub>1,</sub> C <sub>2</sub>		See Note <sup>2</sup> See Note <sup>3</sup>		
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup> Low range, high gain (RANGE = 0, HGO = 1) High range (RANGE = 1, HGO = X)	R <sub>F</sub>		— 10 1		МΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup> Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R <sub>S</sub>	111 111		  0 10 20	kΩ
5	С	Crystal start-up time <sup>4</sup> Low range, low power Low range, high gain High range, low power High range, high gain	t CSTL t CSTH	_ _ _ _	600 400 5 15	_ _ _ _	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f <sub>extal</sub>	0.03125 0	_ _	20 20	MHz

#### **Electrical Characteristics**

- <sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.
- <sup>2</sup> Load capacitors  $(C_1, C_2)$ , feedback resistor  $(R_F)$  and series resistor  $(R_S)$  are incorporated internally when RANGE = HGO = 0.
- <sup>3</sup> See crystal or resonator manufacturer's recommendation.
- <sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.




Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Power

## 3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Charac	teristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	Р	Average internal reference freq at V <sub>DD</sub> = 3.6 V and temperature	Average internal reference frequency — factory trimmed at V <sub>DD</sub> = 3.6 V and temperature = 25 °C			32.768		kHz
2	Р	Internal reference frequency —	user trimmed	f <sub>int_ut</sub>	31.25	_	39.06	kHz
3	Т	Internal reference start-up time		t <sub>IRST</sub>	_	60	100	μS
4		DCO output frequency range — trimmed <sup>2</sup>	Low range (DRS = 00)	f <sub>dco_t</sub>	16	_	20	MHz
5	Р	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 = 1		f <sub>dco_DMX32</sub>	_	19.92		MHz
6		Resolution of trimmed DCO out and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$		±0.1	±0.2	%f <sub>dco</sub>

17

Table 11. ICS Frequency Specifications (	(Temperature Range = -40 to 85°C Ambient)	(continued)
	(	(

Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	Δf <sub>dco_res_t</sub>	_	± 0.2	± 0.4	%f <sub>dco</sub>
8	С	Total deviation of DCO output from trimmed frequency <sup>3</sup> Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C	Δf <sub>dco_t</sub>	_	-1.0 to 0.5 ±0.5	± 2 ± 1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>4</sup>	t <sub>Acquire</sub>	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>5</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 12. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

<sup>&</sup>lt;sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>&</sup>lt;sup>3</sup> This parameter is characterized and not tested on each device.

<sup>&</sup>lt;sup>4</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.


### 3.10.1 Control Timing

**Table 12. Control Timing** 

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	DC	_	10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μS
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_	_	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	34 x t <sub>cyc</sub>	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	_	_	μS
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_ _	_	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>		_	ns
9	D	Port rise and fall time —  Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		16 23		ns
9	D	Port rise and fall time —  High output drive (PTxDS = 1) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		5 9	_ _	ns
10	D	Voltage regulator recovery time	t <sub>VRR</sub>	_	4	_	μS

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 3.0 V, 25 °C unless otherwise stated.

 $<sup>^5</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range  $-40^{\circ}\rm C$  to 85°C.



MC9S08QB8 Series MCU Data Sheet, Rev. 3

<sup>&</sup>lt;sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

<sup>&</sup>lt;sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>&</sup>lt;sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.





Figure 14. IRQ/KBIPx Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TEXT</sub>	DC	1/4 f <sub>op</sub>	MHz
2	D	External clock period	t <sub>TEXT</sub>	4	_	t <sub>CYC</sub>
3	D	External clock high time	t <sub>TCLKH</sub>	1.5	_	t <sub>CYC</sub>
4	D	External clock low time	t <sub>TCLKL</sub>	1.5	_	t <sub>CYC</sub>
5	D	Input capture pulse width	f <sub>ICPW</sub>	1.5	_	t <sub>CYC</sub>

**Table 13. TPM Input Timing** 



MC9S08QB8 Series MCU Data Sheet, Rev. 3

#### **NOTE**

 $V_{DDA}/V_{SSA}$  pins do not exist in 16-pin package. The signals are derived internally by double bonding to  $V_{DD}/V_{SS}$  pair of pins.





Figure 16. ADC Input Impedance Equivalency Diagram

## 4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:




## 5 Package Information

**Table 18. Package Descriptions** 


Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
24	Quad Flat Non-Leaded	QFN	GK	1982-01	98ARL10608D
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

## 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 18.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BOD	DOCUMENT NO	): 98ASB42345B	REV: G
28 LEAD	CASE NUMBER	R: 751F-05	10 MAR 2005
CASEOUTLINE	STANDARD: MS	S-013AE	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BODY,		DOCUMENT NO	): 98ASB42345B	REV: G
28 LEAD	CASE NUMBER	2: 751F-05	10 MAR 2005	
CASEOUTLINE	STANDARD:	MS-013AE		



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.


# MECHANICAL OUTLINES DICTIONARY

DO NOT SCALE THIS DRAWING

DOCUMENT NO: 98ARL10608D

PAGE: 1982

REV: 0



TITLE: THERMALLY ENHANCED QUAD

FLAT NON-LEADED PACKAGE (QFN)

24 TERMINAL, 0.65 PITCH (5 X 5 X 1)

CASE NUMBER: 1982-01

STANDARD: JEDEC-MO-220 VHHC-1

PACKAGE CODE: 6238 | SHEET: 1 OF 4



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.

# MECHANICAL OUTLINES DICTIONARY

PAGE: 1982

REV: 0

DO NOT SCALE THIS DRAWING

#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

4.

COPLANARITY APPLIES TO LEADS, CORNER LEADS, AND DIE ATTACH PAD.

5. MIN METAL GAP SHOULD BE 0.2MM.

TITLE: THERMALLY ENHANCED QUAD


FLAT NON-LEADED PACKAGE (QFN)


24 TERMINAL, 0.65 PITCH (5 X 5 X 1)


CASE NUMBER: 1982-01

STANDARD: JEDEC-MO-220 VHHC-1

PACKAGE CODE: 6238 | SHEET: 3 OF 4







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE PRINT VERSION NOT		IT TO SCALE
TITLE:	DOCUMENT NO: 98ASH70247A		REV: B	
16 LD TSSOP, PITCH 0.	CASE NUMBER: 948F-01 19 MAY 200			
	STANDARD: JE	DEC		

#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.



DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W

© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHANICAL		L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NO: 98ASH70247A		REV: B	
16 LD TSSOP, PITCH 0.6	CASE NUMBER: 948F-01 19 MAY 2005			
, , , , , , , , , , , , , , , , , , , ,	STANDARD: JE	DEC		