NXP USA Inc. - <u>MC9S08QB8CTG Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF


Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, PWM, WDT
Number of I/O	12
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08qb8ctg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 MCU Block Diagram


The block diagram shows the structure of the MC9S08QB8 MCU.



- $\, \odot \,$ pins not available on 24-pin or 16-pin packages
- pins not available on 16-pin package

 1 V_{DDA}/V_{REFH} and V_{SSA}/V_{REFL} are double bonded to V_{DD} and V_{SS} respectively in16-pin package.

Figure 1. MC9S08QB8 Series Block Diagram



Pins shown in bold type are lost in the next lower pin count package.






Figure 4. MC9S08QB8 Series in 16-Pin TSSOP Package

MC9S08QB8 Series MCU Data Sheet, Rev. 3

3.1 Introduction

This chapter contains electrical and timing specifications for the MC9S08QB8 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	–0.3 to 3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

Table 3. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H –40 to 85	°C
Maximum junction temperature	Т _{ЈМ}	95	°C
Thermal resistance 28-pin SOIC		70	°C/W
Thermal resistance 24-pin QFN	θ_{JA}	92	°C/W
Thermal resistance 16-pin TSSOP]	129	°C/W

Table 4.	Thermal	Characteristics
		•

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Charge device model (CDM)	V _{CDM}	±500		V
3	Latch-up current at $T_A = 85^{\circ}C$	I _{LAT}	±100		mA

Table 6. ESD and Latch-Up Protection Characteristics


¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.


3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	C	Characteristic	Symbol	Condition	Min	Typical ¹	Мах	Unit
1	Ρ	Operating Vol	tage	V _{DD}	_	1.8	—	3.6	V
	С		All I/O pins, low-drive strength		$V_{DD} > 1.8 V,$ $I_{Load} = -2 mA$	V _{DD} – 0.5	—	_	
2	Ρ	Output high voltage	All I/O pins,	V _{OH}	V _{DD} > 2.7 V, I _{Load} = -10 mA	V _{DD} – 0.5	—	_	V
	С		high-drive strength		$V_{DD} > 1.8V,$ $I_{Load} = -2 mA$	V _{DD} – 0.5		—	
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}	$V_{OUT} < V_{DD}$	0	—	-80	mA
	С	All I/O pins, low-drive strength			V _{DD} > 1.8 V, I _{Load} = 0.6 mA	_	—	0.5	
4	Ρ	Output low voltage	All I/O pins,	V _{OL}	$V_{DD} > 2.7 V,$ $I_{Load} = 10 mA$	_	_	0.5	V
	С		high-drive strength		V _{DD} > 1.8 V, I _{Load} = 3 mA	_	_	0.5	
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}	$V_{OUT} > V_{SS}$	0	_	80	mA
6	Ρ	Input high	all digital inputs	V _{IH}	$V_{DD} > 2.7 V$	0.70 x V _{DD}	—	—	
0	С	voltage		ЧН	V _{DD} > 1.8 V	0.85 x V _{DD}	—	—	v
7	Ρ	Input low	all digital inputs	V _{IL}	$V_{DD} > 2.7 V$	—	—	0.35 x V _{DD}	v
,	С	voltage	an digital inputs	۲IL	V_{DD} > 1.8 V	—	—	0.30 x V _{DD}	
8	С	Input hysteresis	all digital inputs	V _{hys}	_	0.06 x V _{DD}	—	_	mV
9	Ρ	Input leakage current	all input only pins (Per pin)	ll _{In} l	$V_{ln} = V_{DD} \text{ or } V_{SS}$	_	_	200	nA
10	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	ll _{oz} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	_	200	nA

Table 7. DC Characteristics








Figure 9. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
1	Ρ	Run supply current	RI _{DD}	10 MHz	_	5.60	6	mA	–40 to 85°C
1	Т	FEI mode, all modules on	DD	1 MHz	3	0.80			-40 10 05 0
2	Т	Run supply current FEI mode, all modules off	RI _{DD}	10 MHz		3.60		mA	–40 to 85°C
2	Т	FEI mode, all modules off	טטייי	1 MHz	3	0.75		110.0	+0 10 00 0
3	т	Run supply current LPRS=0, all modules off	RI _{DD}	16 kHz FBILP	3	165	—	μA	–40 to 85°C
5	Т		I UDD	16 kHz FBELP	5	105	_	μΛ	-40 10 03 0
4	т	Run supply current LPRS=1, all modules off	RI _{DD}	16 kHz FBELP	3	7.3	_	μA	–40 to 85°C
5	Т	Wait mode supply current		3	570		μA	–40 to 85°C	
5	Т	FEI mode, all modules off WI _{DD} 1 MHz		290		μΛ	-+0 10 05 0		
6	т	Wait mode supply current LPRS = 1, all mods off	WI _{DD}	16 kHz FBELP	3	1	_	μA	–40 to 85°C
	Ρ			—		0.25	0.65		-40 to 25°C
	С				3	0.5	0.8		70°C
7	Р	Stop2 mode supply current	S2I _{DD}			1	2	μA	85°C
'	С		DD	—		0.2	0.5	μη	–40 to 25°C
	С			—	2	0.3	0.6		70°C
	С			—		0.7	1.6		85°C
	Ρ			—		0.45	0.80		–40 to 25°C
	С			—	3	1	1.8		70°C
8	Р	Stop3 mode supply current	S3I _{DD}			3	5.8	μA	85°C
0	С	no clocks active	DD	_		0.3	0.6	μΛ	–40 to 25°C
	С				2	0.8	1.5		70°C
	С			—		2.5	5.0		85°C

Table 8. Supply Current Characteristics

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Table 9. Stop Mode Adders

Num	с	Parameter	Condition		Units			
				-40 °C	25 °C	70 °C	85 °C	Units
1	Т	LPO	_	50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN ¹	_	63	70	77	81	μA

Num	с	Parameter	Condition		Units			
Nulli	U			-40 °C	25 °C	70 °C	85 °C	Units
4	Т	RTC	Does not include clock source current	50	75	100	150	nA
5	Т	LVD ¹	LVDSE = 1	90	100	110	115	μA
6	Т	ACMP ¹	Not using the bandgap (BGBE = 0)	18	20	22	23	μA
7	Т	ADC ¹	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μΑ

Table 9. Stop Mode Adders (continued)

¹ Not available in stop2 mode.

3.8 External Oscillator (XOSC) Characteristics

Reference Figure 10 and Figure 11 for crystal or resonator circuits.

Table 10. XOSCVLP and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂	See Note ² See Note ³			
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range (RANGE = 1, HGO = X)	R _F		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		 100 0 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain	^t CSTL ^t CSTH		600 400 5 15		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0		20 20	MHz

- ¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.
- ² Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- ³ See crystal or resonator manufacturer's recommendation.
- ⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Table 11. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic		Symbol	Min.	Typical ¹	Max.	Unit
1	Ρ	Average internal reference frequency — factory trimmed at V_{DD} = 3.6 V and temperature = 25 °C		f _{int_t}	_	32.768	_	kHz
2	Ρ	Internal reference frequency — user trimmed		f _{int_ut}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time		t _{IRST}	_	60	100	μs
4	Ρ	DCO output frequency range — trimmed ²	Low range (DRS = 00)	f _{dco_t}	16	—	20	MHz
5	Ρ	DCO output frequency ² Reference = 32768 Hz and DMX32 = 1		f _{dco_DMX32}	_	19.92	_	MHz
6	С	Resolution of trimmed DCO out and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	-	±0.1	±0.2	%f _{dco}

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC		10	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100	—	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	—	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	—	_	μs
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}		_	ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}	_	_	ns
9	D	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		16 23		ns
9		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		5 9		ns
10	D	Voltage regulator recovery time	t _{VRR}	—	4	—	μS

Table 12. Control Timing


¹ Typical values are based on characterization data at V_{DD} = 3.0 V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

³ To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $^5~$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.



Characteristic	Conditions	С	Symbol	Min	Typical ¹	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		Т	I _{DDAD}	_	120		μΑ	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		Т	I _{DDAD}	_	202	_	μΑ	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		Т	I _{DDAD}	_	288		μA	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		т	I _{DDAD}	_	0.532	1	mA	
Supply Current	Stop, Reset, Module Off	Т	I _{DDAD}	—	0.007	0.8	μA	
ADC	High Speed (ADLPC = 0)	Р	fadack	2	3.3	5		t _{ADACK} =
Asynchronous Clock Source	Low Power (ADLPC = 1)			1.25	2	3.3	MHz	1/f _{ADACK}
Conversion Time (Including	Short Sample (ADLSMP = 0)	- т	t _{ADC}	_	20	_	ADCK cycles	See reference manual for conversion time variances
sample time)	Long Sample (ADLSMP = 1)			_	40	_		
Sample Time	Short Sample (ADLSMP = 0)	- т	tung	_	3.5		ADCK	
Sample Time	Long Sample (ADLSMP = 1)		t _{ADS}	_	23.5		cycles	
Tatal	12-bit mode	Т			±3.0			For 28-pin and
Total Unadjusted	10-bit mode	Р	E _{TUE}	-	±1		LSB ²	24-pin packages only.
Error	8-bit mode	т		_	±0.5	—		Includes quantization
Total	10-bit mode	Р		_	±1.5			For 16-pin
Unadjusted Error	8-bit mode	Т	E _{TUE}		±0.7		LSB ²	package only. Includes quantization
	12-bit mode	Т		_	±1.75	_		
Differential	10-bit mode	Р	DNL	_	±0.5	_	LSB ²	
Non-Linearity	8-bit mode	Т	1	_	±0.3			
	Monotonicity and No-Missin	g-Code	s guarantee	d	1			1

Table 16. 12-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Characteristic	Conditions	С	Symbol	Min	Typical ¹	Max	Unit	Comment
	12-bit mode	Т		_	±1.5	_		
Integral Non-Linearity	10-bit mode		INL	_	±0.5	_	LSB ²	
	8-bit mode	C		_	±0.3	_		
	12-bit mode	С		_	±1.5	_		For 28-pin and
Zero-Scale Error	10-bit mode	Р	E _{zs}	_	±0.5	±1.5	LSB ²	24-pin packages only.
	8-bit mode	Т	-	_	±0.5	±0.5	-	$V_{ADIN} = V_{SSA}$
Zero-Scale	10-bit mode	Р		_	±1.5	±2.1		For 16-pin
Error	8-bit mode	Т	E _{ZS}		±0.5	±0.7	LSB ²	package only. V _{ADIN} = V _{SSA}
	12-bit mode	Т	E _{FS}	_	±1	_	LSB ²	For 28-pin and
Full-Scale Error	10-bit mode	Р		_	±0.5	±1		24-pin packages only. V _{ADIN} = V _{DDA}
	8-bit mode	Т		_	±0.5	±0.5		
Full-Scale	10-bit mode	Т	E _{FS}	_	±1	±1.5		For 16-pin package only. V _{ADIN} = V _{DDA}
Error	8-bit mode	Т			±0.5	±0.5	LSB ²	
	12-bit mode			_	-1 to 0	_	LSB ²	
Quantization Error	10-bit mode	D	EQ	_	—	±0.5		
	8-bit mode			_	—	±0.5		
	12-bit mode			_	±1			
Input Leakage Error	10-bit mode	D	E _{IL}	0	±0.2	±4	LSB ²	Pad leakage ³ * R _{AS}
	8-bit mode			0	±0.1	±1.2	1	A0
Temp Sensor	–40°C– 25°C			—	1.646	_	m)//°C	
Slope	25°C– 85°C	— D	m		1.769	_	mV/°C	
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	701.2		mV	

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^{N}$

³ Based on input pad leakage current. Refer to pad electricals.

3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the memory section.

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V _{prog/erase}	1.8		3.6	V
D	Supply voltage for read operation	V _{Read}	1.8		3.6	V
D	Internal FCLK frequency ¹	f _{FCLK}	150		200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5		6.67	μs
D	Byte program time (random location) ⁽²⁾	t _{prog}		9		t _{Fcyc}
D	Byte program time (burst mode) ⁽²⁾	t _{Burst}		4		t _{Fcyc}
D	Page erase time ²	t _{Page}		4000		t _{Fcyc}
D	Mass erase time ⁽²⁾	t _{Mass}	20,000			t _{Fcyc}
D	Byte program current ³	RI _{DDBP}	_	4	_	mA
D	Page erase current ³	RI _{DDPE}	_	6	_	mA
С	Program/erase endurance ⁴ T_L to $T_H = -40^{\circ}C$ to + 85°C $T = 25 ^{\circ}C$	_	10,000	 100,000	_	cycles
С	Data retention ⁵	t _{D_ret}	15	100		years

Table 17. Flash Characteristics

¹ The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.

- ⁴ Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*


3.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

4 Ordering Information

This section contains ordering information for the device numbering system.

Example of the device numbering system:




5 Package Information

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
24	Quad Flat Non-Leaded	QFN	GK	1982-01	98ARL10608D
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 18.





© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICAL OUTLINE	PRINT VERSION NO	DT TO SCALE	
TITLE: SOIC, WIDE BOD	DY. DOCUMENT	NO: 98ASB42345B	REV: G	
28 LEAD	,	CASE NUMBER: 751F-05 10 MAR 200		
CASEOUTLINE	STANDARD:	MS-013AE		

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- A. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F-01 THRU -04 OBSOLETE. NEW STANDARD: 751F-05
- A. THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.		OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: SOIC, WIDE BOD)Y.	DOCUMENT NO	: 98ASB42345B	REV: G
28 LEAD CASEOUTLINE		CASE NUMBER: 751F-05 10 MAR 20		
		STANDARD: MS	5-013AE	





NOTES:

1. CONTROLLING DIMENSION: MILLIMETER

2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.

<u>/</u>3 DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

4 DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE

5 DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{7}$ dimensions are to be determined at datum plane $\overline{-W}$ -

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO: 98ASH70247A REV: B				
16 LD TSSOP, PITCH 0.6	CASE NUMBER: 948F-01 19 MAY 20				
	STANDARD: JE	DEC			

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08QB8 Rev. 3 3/2009 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009. All rights reserved.

