

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Last Time Buy
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc140ld2cn">https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc140ld2cn</a>

7.3	AC Electrical Characteristics .....	63
7.3.1	External 4~24 MHz High Speed Oscillator .....	63
7.3.2	External 4~24 MHz High Speed Crystal .....	63
7.3.3	External 32.768 kHz Low Speed Crystal .....	64
7.3.4	Internal 22.1184 MHz High Speed Oscillator .....	64
7.3.5	Internal 10 kHz Low Speed Oscillator .....	64
7.4	Analog Characteristics .....	65
7.4.1	Specification of 12-bit SARADC .....	65
7.4.2	Specification of LDO and Power management .....	66
7.4.3	Specification of Low Voltage Reset .....	67
7.4.4	Specification of Brown-Out Detector .....	67
7.4.5	Specification of Power-On Reset (5 V) .....	67
7.4.6	Specification of Temperature Sensor .....	68
7.4.7	Specification of Comparator .....	68
7.4.8	Specification of USB PHY .....	69
7.5	Flash DC Electrical Characteristics .....	70
7.6	SPI Dynamic Characteristics .....	71
8	PACKAGE DIMENSIONS .....	73
8.1	100L LQFP (14x14x1.4 mm footprint 2.0mm) .....	73
8.2	64L LQFP (10x10x1.4mm footprint 2.0 mm) .....	74
8.3	48L LQFP (7x7x1.4mm footprint 2.0mm) .....	75
9	REVISION HISTORY .....	76

- Timer
  - Support 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
  - Independent clock source for each timer
  - Provides one-shot, periodic, toggle and continuous counting operation modes
  - Support event counting function
  - Support input capture function
- Watchdog Timer
  - Multiple clock sources
  - 8 selectable time out period from 1.6ms ~ 26.0sec (depends on clock source)
  - WDT can wake-up from power down or idle mode
  - Interrupt or reset selectable on watchdog time-out
- RTC
  - Support software compensation by setting frequency compensate register (FCR)
  - Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Support Alarm registers (second, minute, hour, day, month, year)
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
  - Support wake-up function
- PWM/Capture
  - Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs
  - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
  - Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs
  - Support Capture interrupt
- UART
  - Up to three UART controllers
  - UART ports with flow control (TXD, RXD, CTS and RTS)
  - UART0 with 64-byte FIFO is for high speed
  - UART1/2(optional) with 16-byte FIFO for standard device
  - Support IrDA (SIR) and LIN function
  - Support RS-485 9-bit mode and direction control.
  - Programmable baud-rate generator up to 1/16 system clock
  - Support PDMA mode
- SPI
  - Up to four sets of SPI controller
  - Master up to 32 MHz, and Slave up to 10 MHz (chip working @ 5V)
  - Support SPI master/slave mode
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - Rx and Tx on both rising or falling edge of serial clock independently
  - 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
  - Support byte suspend mode in 32-bit transmission
  - Support PDMA mode
  - Support three wire, no slave select signal, bi-direction interface

- I<sup>2</sup>C

- Up to two sets of I<sup>2</sup>C device
- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Support multiple address recognition (four slave address with mask option)

- I<sup>2</sup>S

- Interface with external audio CODEC
- Operate as either master or slave mode
- Capable of handling 8-, 16-, 24- and 32-bit word sizes
- Mono and stereo audio data supported
- I<sup>2</sup>S and MSB justified data format supported
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive
- Generates interrupt requests when buffer levels cross a programmable boundary
- Support two DMA requests, one for transmit and one for receive

- CAN 2.0

- Supports CAN protocol version 2.0 part A and B
- Bit rates up to 1M bit/s
- 32 Message Objects
- Each Message Object has its own identifier mask
- Programmable FIFO mode (concatenation of Message Object)
- Maskable interrupt
- Disabled Automatic Re-transmission mode for Time Triggered CAN applications
- Support power down wake-up function

- PS/2 Device Controller

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

- USB 2.0 Full-Speed Device

- One set of USB 2.0 FS Device 12Mbps
- On-chip USB Transceiver
- Provide 1 interrupt source with 4 interrupt events
- Support Control, Bulk In/Out, Interrupt and Isochronous transfers
- Auto suspend function when no bus signaling for 3 ms
- Provide 6 programmable endpoints
- Include 512 Bytes internal SRAM as USB buffer
- Provide remote wake-up capability

- EBI (External bus interface) support (100-pin and 64-pin Package Only)

- Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
- Support 8-/16-bit data width



### 3.2 Pin Configuration

#### 3.2.1 NuMicro™ NUC140 Pin Diagram

##### 3.2.1.1 NuMicro™ NUC140 LQFP 100 pin




Figure 3-2 NuMicro™ NUC140 LQFP 100-pin Pin Diagram

3.2.1.3 NuMicro™ NUC140 LQFP 48 pin




Figure 3-4 NuMicro™ NUC140 LQFP 48-pin Pin Diagram

### 5.2.3 System Power Distribution

In this chip, the power distribution is divided into three segments.

- Analog power from  $AV_{DD}$  and  $AV_{SS}$  provides the power for analog components operation.
- Digital power from  $V_{DD}$  and  $V_{SS}$  supplies the power to the internal regulator which provides a fixed 2.5 V power for digital operation and I/O pins.
- USB transceiver power from  $V_{BUS}$  offers the power for operating the USB transceiver.

The outputs of internal voltage regulators, LDO and  $V_{DD33}$ , require an external capacitor which should be located close to the corresponding pin. Analog power ( $AV_{DD}$ ) should be the same voltage level of the digital power ( $V_{DD}$ ). Figure 5-2 shows the power distribution of NuMicro™ NUC140.




Figure 5-2 NuMicro™ NUC140 Power Distribution Diagram



### 5.2.4 System Memory Map

NuMicro™ NUC100 Series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in the following table. The detailed register definition, memory space, and programming detailed will be described in the following sections for each on-chip peripherals. NuMicro™ NUC100 Series only supports little-endian data format.

Address Space	Token	Controllers
<b>Flash and SRAM Memory Space</b>		
0x0000_0000 – 0x0001_FFFF	FLASH_BA	FLASH Memory Space (128KB)
0x2000_0000 – 0x2000_3FFF	SRAM_BA	SRAM Memory Space (16KB)
0x6000_0000 – 0x6001_FFFF	EXTMEM_BA	External Memory Space (128KB)
<b>AHB Controllers Space (0x5000_0000 – 0x501F_FFFF)</b>		
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO Control Registers
0x5000_8000 – 0x5000_BFFF	PDMA_BA	Peripheral DMA Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_03FF	EBI_BA	External Bus Interface Control Registers
<b>APB1 Controllers Space (0x4000_0000 ~ 0x400F_FFFF)</b>		
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers
0x4000_8000 – 0x4000_BFFF	RTC_BA	Real Time Clock (RTC) Control Register
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C0_BA	I <sup>2</sup> C0 Interface Control Registers
0x4003_0000 – 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 – 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers
0x4005_0000 – 0x4005_3FFF	UART0_BA	UART0 Control Registers
0x4006_0000 – 0x4006_3FFF	USBD_BA	USB 2.0 FS device Controller Registers

Address Space	Token	Controllers
0x400D_0000 – 0x400D_3FFF	ACMP_BA	Analog Comparator Control Registers
0x400E_0000 – 0x400E_FFFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers
<b>APB2 Controllers Space (0x4010_0000 ~ 0x401F_FFFF)</b>		
0x4010_0000 – 0x4010_3FFF	PS2_BA	PS/2 Interface Control Registers
0x4011_0000 – 0x4011_3FFF	TMR23_BA	Timer2/Timer3 Control Registers
0x4012_0000 – 0x4012_3FFF	I2C1_BA	I <sup>2</sup> C1 Interface Control Registers
0x4013_0000 – 0x4013_3FFF	SPI2_BA	SPI2 with master/slave function Control Registers
0x4013_4000 – 0x4013_7FFF	SPI3_BA	SPI3 with master/slave function Control Registers
0x4014_0000 – 0x4014_3FFF	PWMB_BA	PWM4/5/6/7 Control Registers
0x4015_0000 – 0x4015_3FFF	UART1_BA	UART1 Control Registers
0x4015_4000 – 0x4015_7FFF	UART2_BA	UART2 Control Registers
0x4018_0000 – 0x4018_3FFF	CAN0_BA	CAN0 Bus Control Registers
0x401A_0000 – 0x401A_3FFF	I2S_BA	I <sup>2</sup> S Interface Control Registers
<b>System Controllers Space (0xE000_E000 ~ 0xE000_EFFF)</b>		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers

Table 5-1 Address Space Assignments for On-Chip Controllers

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Interrupt Name	Source IP	Interrupt description
26	10	TMR2_INT	TMR2	Timer 2 interrupt
27	11	TMR3_INT	TMR3	Timer 3 interrupt
28	12	UART02_INT	UART0/2	UART0 and UART2 interrupt
29	13	UART1_INT	UART1	UART1 interrupt
30	14	SPI0_INT	SPI0	SPI0 interrupt
31	15	SPI1_INT	SPI1	SPI1 interrupt
32	16	SPI2_INT	SPI2	SPI2 interrupt
33	17	SPI3_INT	SPI3	SPI3 interrupt
34	18	I2C0_INT	I <sup>2</sup> C0	I <sup>2</sup> C0 interrupt
35	19	I2C1_INT	I <sup>2</sup> C1	I <sup>2</sup> C1 interrupt
36	20	CAN0_INT	CAN0	CAN0 interrupt
37	21	Reserved	Reserved	Reserved
38	22	Reserved	Reserved	Reserved
39	23	USB_INT	USBD	USB 2.0 FS Device interrupt
40	24	PS2_INT	PS/2	PS/2 interrupt
41	25	ACMP_INT	ACMP	Analog Comparator-0 or Comaprator-1 interrupt
42	26	PDMA_INT	PDMA	PDMA interrupt
43	27	I2S_INT	I <sup>2</sup> S	I <sup>2</sup> S interrupt
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake-up from power down state
45	29	ADC_INT	ADC	ADC interrupt
46	30	Reserved	Reserved	Reserved
47	31	RTC_INT	RTC	Real time clock interrupt

Table 5-3 System Interrupt Map

## 5.8 Real Time Clock (RTC)

### 5.8.1 Overview

Real Time Clock (RTC) controller provides user the real time and calendar message. The clock source of RTC is from an external 32.768 kHz low speed crystal connected at pins X32I and X32O (reference to pin descriptions) or from an external 32.768 kHz low speed oscillator output fed at pin X32I. The RTC controller provides the time message (second, minute, hour) in Time Loading Register (TLR) as well as calendar message (day, month, year) in Calendar Loading Register (CLR). The data message is expressed in BCD format. It also offers alarm function that user can preset the alarm time in Time Alarm Register (TAR) and alarm calendar in Calendar Alarm Register (CAR).

The RTC controller supports periodic Time Tick and Alarm Match interrupts. The periodic interrupt has 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second which are selected by TTR (TTR[2:0]). When RTC counter in TLR and CLR is equal to alarm setting time registers TAR and CAR, the alarm interrupt flag (RIIR.AIF) is set and the alarm interrupt is requested if the alarm interrupt is enabled (RIER.AIER=1). Both RTC Time Tick and Alarm Match can cause chip wake-up from power down mode if wake-up function is enabled (TWKE (TTR[3])=1).

### 5.8.2 Features

- There is a time counter (second, minute, hour) and calendar counter (day, month, year) for user to check the time
- Alarm register (second, minute, hour, day, month, year)
- 12-hour or 24-hour mode is selectable
- Leap year compensation automatically
- Day of week counter
- Frequency compensate register (FCR)
- All time and calendar message is expressed in BCD code
- Support periodic time tick interrupt with 8 period options 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, 1/2 and 1 second
- Support RTC Time Tick and Alarm Match interrupt
- Support wake-up chip from power down mode

System clock = internal 22.1184 MHz high speed oscillator						
Baud rate	Mode0		Mode1		Mode2	
	Parameter	Register	Parameter	Register	Parameter	Register
230400	A=4	0x0000_0004	A=4,B=15 A=6,B=11	0x2F00_0004 0x2B00_0006	A=94	0x3000_005E
115200	A=10	0x0000_000A	A=10,B=15 A=14,B=11	0x2F00_000A 0x2B00_000E	A=190	0x3000_00BE
57600	A=22	0x0000_0016	A=22,B=15 A=30,B=11	0x2F00_0016 0x2B00_001E	A=382	0x3000_017E
38400	A=34	0x0000_0022	A=62,B=8 A=46,B=11 A=34,B=15	0x2800_003E 0x2B00_002E 0x2F00_0022	A=574	0x3000_023E
19200	A=70	0x0000_0046	A=126,B=8 A=94,B=11 A=70,B=15	0x2800_007E 0x2B00_005E 0x2F00_0046	A=1150	0x3000_047E
9600	A=142	0x0000_008E	A=254,B=8 A=190,B=11 A=142,B=15	0x2800_00FE 0x2B00_00BE 0x2F00_008E	A=2302	0x3000_08FE
4800	A=286	0x0000_011E	A=510,B=8 A=382,B=11 A=286,B=15	0x2800_01FE 0x2B00_017E 0x2F00_011E	A=4606	0x3000_11FE

Table 5-7 UART Baud Rate Setting Table

The UART0 and UART1 controllers support auto-flow control function that uses two low-level signals, /CTS (clear-to-send) and /RTS (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts /RTS to external device. When the number of bytes in the RX FIFO equals the value of RTS\_TRI\_LEV (UA\_FCR [19:16]), the /RTS is de-asserted. The UART sends data out when UART controller detects /CTS is asserted from external device. If a valid asserted /CTS is not detected the UART controller will not send data out.

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (User must set IrDA\_EN (UA\_FUN\_SEL [1]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. So it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting the UA\_FUN\_SEL[1:0] to '01'. In LIN mode, one start bit and 8-bit data format with 1-bit stop bit are required in accordance with the LIN standard.

For NuMicro™ NUC100 Series, another alternate function of UART controllers is RS-485 9-bit mode function, and direction control provided by RTS pin or can program GPIO (PB.2 for RTS0 and PB.6 for RTS1) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

### 5.12.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 64/16/16 bytes (UART0/UART1/UART2) entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level (UART0 and UART1 support)
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake-up function (UART0 and UART1 support)
- Support 7-bit receiver buffer time out detection function
- UART0/UART1 can be served by the DMA controller
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA\_TOR [DLY] register
- Support break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
  - Programmable number of data bit, 5-, 6-, 7-, 8-bit character
  - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
  - Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
  - Support for 3-/16-bit duration for normal mode
- Support LIN function mode
  - Support LIN master/slave mode
  - Support programmable break generation function for transmitter
  - Support break detect function for receiver
- Support RS-485 function mode.
  - Support RS-485 9-bit mode
  - Support hardware or software direct enable control provided by RTS pin

## 5.14 PS/2 Device Controller (PS2D)

### 5.14.1 Overview

PS/2 device controller provides basic timing control for PS/2 communication. All communication between the device and the host is managed through the CLK and DATA pins. Unlike PS/2 keyboard or mouse device controller, the received/transmit code needs to be translated as meaningful code by firmware. The device controller generates the CLK signal after receiving a request to send, but host has ultimate control over communication. DATA sent from the host to the device is read on the rising edge and DATA sent from device to the host is change after rising edge. A 16 bytes FIFO is used to reduce CPU intervention. S/W can select 1 to 16 bytes for a continuous transmission.

### 5.14.2 Features

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

## 5.18 PDMA Controller (PDMA)

### 5.18.1 Overview

NuMicro™ NUC130/NUC140 contains a peripheral direct memory access (PDMA) controller that transfers data to and from memory or transfer data to and from APB devices. The PDMA has nine channels of DMA (Peripheral-to-Memory or Memory-to-Peripheral or Memory-to-Memory). For each PDMA channel (PDMA CH0~CH8), there is one word buffer as transfer buffer between the Peripherals APB devices and Memory.

Software can stop the PDMA operation by disable PDMA [PDMACEN]. The CPU can recognize the completion of a PDMA operation by software polling or when it receives an internal PDMA interrupt. The PDMA controller can increase source or destination address or fixed them as well.

Notice: The partial of NuMicro™ NUC130/NUC140 only has 1 PDMA channel (channel 0).

### 5.18.2 Features

- Support nine DMA channels. Each channel can support a unidirectional transfer
- AMBA AHB master/slave interface compatible, for data transfer and register read/write
- Support source and destination address increased mode or fixed mode
- Hardware channel priority. DMA channel 0 has the highest priority and channel 8 has the lowest priority

## 7.2 DC Electrical Characteristics

### 7.2.1 NuMicro™ NUC130/NUC140 DC Electrical Characteristics

( $V_{DD}-V_{SS}=3.3$  V,  $T_A = 25^\circ\text{C}$ ,  $F_{OSC} = 50$  MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	$V_{DD}$	2.5		5.5	V	$V_{DD} = 2.5$ V ~ 5.5 V up to 50 MHz
Power Ground	$V_{SS}$ $AV_{SS}$	-0.3			V	
LDO Output Voltage	$V_{LDO}$	-10%	2.5	+10%	V	$V_{DD} > 2.7$ V
Analog Operating Voltage	$AV_{DD}$	0		$V_{DD}$	V	
Analog Reference Voltage	$V_{ref}$	0		$AV_{DD}$	V	
Operating Current Normal Run Mode @ 50 MHz	$I_{DD1}$		51		mA	$V_{DD} = 5.5$ V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	$I_{DD2}$		25		mA	$V_{DD} = 5.5$ V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	$I_{DD3}$		48		mA	$V_{DD} = 3$ V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	$I_{DD4}$		23		mA	$V_{DD} = 3$ V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 12 MHz	$I_{DD5}$		19		mA	$V_{DD} = 5.5$ V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	$I_{DD6}$		7		mA	$V_{DD} = 5.5$ V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	$I_{DD7}$		17		mA	$V_{DD} = 3$ V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I <sub>DD8</sub>		6		mA	V <sub>DD</sub> = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Normal Run Mode @ 4 MHz	I <sub>DD9</sub>		11		mA	V <sub>DD</sub> = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>DD10</sub>		3		mA	V <sub>DD</sub> = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
	I <sub>DD11</sub>		10		mA	V <sub>DD</sub> = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>DD12</sub>		2.5		mA	V <sub>DD</sub> = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Operating Current Idle Mode @ 50 MHz	I <sub>IDLE1</sub>		35		mA	V <sub>DD</sub> = 5.5 V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>IDLE2</sub>		15		mA	V <sub>DD</sub> = 5.5 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
	I <sub>IDLE3</sub>		33		mA	V <sub>DD</sub> = 3 V@50 MHz, enable all IP and PLL, XTAL=12 MHz
	I <sub>IDLE4</sub>		13		mA	V <sub>DD</sub> = 3 V@50 MHz, disable all IP and enable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 12 MHz	I <sub>IDLE5</sub>		10		mA	V <sub>DD</sub> = 5.5 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz
	I <sub>IDLE6</sub>		4.5		mA	V <sub>DD</sub> = 5.5 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
	I <sub>IDLE7</sub>		9		mA	V <sub>DD</sub> = 3 V@12 MHz, enable all IP and disable PLL, XTAL=12 MHz

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
	I <sub>IDLE8</sub>		3.5		mA	V <sub>DD</sub> = 3 V@12 MHz, disable all IP and disable PLL, XTAL=12 MHz
Operating Current Idle Mode @ 4 MHz	I <sub>IDLE9</sub>		4		mA	V <sub>DD</sub> = 5 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>IDLE10</sub>		2.5		mA	V <sub>DD</sub> = 5 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
	I <sub>IDLE11</sub>		3.5		mA	V <sub>DD</sub> = 3 V@4 MHz, enable all IP and disable PLL, XTAL=4 MHz
	I <sub>IDLE12</sub>		1.5		mA	V <sub>DD</sub> = 3 V@4 MHz, disable all IP and disable PLL, XTAL=4 MHz
Standby Current Power down Mode	I <sub>PWD1</sub>		12		μA	V <sub>DD</sub> = 5.5 V, RTC OFF, No load @ Disable BOV function
	I <sub>PWD2</sub>		9		μA	V <sub>DD</sub> = 3.3 V, RTC OFF, No load @ Disable BOV function
	I <sub>PWD3</sub>				μA	V <sub>DD</sub> = 5.5 V, RTC run , No load @ Disable BOV function
	I <sub>PWD4</sub>				μA	V <sub>DD</sub> = 3.3 V, RTC run , No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	μA	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0 V or V <sub>IN</sub> =V <sub>DD</sub>
Input Current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μA	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> = 0.45 V
Input Leakage Current PA, PB, PC, PD, PE	I <sub>LK</sub>	-2	-	+2	μA	V <sub>DD</sub> = 5.5 V, 0<V <sub>IN</sub> <V <sub>DD</sub>
Logic 1 to 0 Transition Current PA~PE (Quasi-bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	μA	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> <2.0 V
Input Low Voltage PA, PB, PC, PD, PE (TTL input)	V <sub>IL1</sub>	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5 V
		-0.3	-	0.6		V <sub>DD</sub> = 2.5 V
Input High Voltage PA, PB, PC, PD, PE (TTL input)	V <sub>IH1</sub>	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5 V
		1.5	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0 V
Input Low Voltage PA, PB, PC, PD, PE (Schmitt input)	V <sub>IL2</sub>	-0.5	-	0.3 V <sub>DD</sub>	V	


PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Bandgap voltage	V <sub>BG</sub>	1.20	1.26	1.32	V	V <sub>DD</sub> = 2.5 V~5.5 V

Note:

1. /RESET pin is a Schmitt trigger input.
2. Crystal Input is a CMOS input.
3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V<sub>DD</sub>=5.5 V, the transition current reaches its maximum value when V<sub>IN</sub> approximates to 2 V.

8 PACKAGE DIMENSIONS

8.1 100L LQFP (14x14x1.4 mm footprint 2.0mm)



## 9 REVISION HISTORY

VERSION	DATE	PAGE/ CHAP.	DESCRIPTION
V1.00	March 1, 2010	-	Preliminary version initial issued
V1.01	April 9, 2010	Ch4	Modify the block diagram
V1.02	May 31, 2010	7.2	Add operation current of DC characteristics
V1.03	Aug. 23, 2010	7.2	Modify operation current of DC characteristics
V2.00	Nov. 11, 2010	-	Update low density and selection table
V3.00	May 6, 2011	All	Revise from NUC140XXXAN or NUC140XXXBN to NUC140XXXCN Revise NUC140 selection guide Revise Functional Description Revise DC Electrical Characteristics
V3.01	June 22, 2011	-	modify temperature sensor spec Revise Pin description position for multi-function T2EX, T3EX, nRD, nWR update title of SPI Dynamic Characteristics update BOD spec
V3.02	Jan. 2, 2012	-	1. Remove feature "Dynamic priority changing" for NVIC 2. Modify ADC analog characteristic spec 3. Remove SPI FIFO mode