



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | EBI/EMI, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-DIP |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c51rb2bn-112 |

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

SELECTION TABLE

| Type | Memory | | | | Timers | | | | Serial Interfaces | | | | | | | | | | | | | |
|-----------|--------|-----|-----|-------|-------------|-----|-----|----|-------------------|-----|-----|-----|--------------|----------|--------------------------|------------------|--------------------|---------------------|------------------------|------------------------------------|-------------------------|-------------------------|
| | RAM | ROM | OTP | Flash | # of Timers | PWM | PCA | WD | UART | I2C | CAN | SPI | ADC bits/ch. | I/O Pins | Interrupts (Ext.)/Levels | Program Security | Default Clock Rate | Optional Clock Rate | Reset active low/high? | Max. Freq. at 6-clk / 12-clk (MHz) | Freq. Range at 3V (MHz) | Freq. Range at 5V (MHz) |
| P87C51RD2 | 1K | – | 64K | – | 4 | ✓ | ✓ | ✓ | ✓ | – | – | – | – | 32 | 7(2)/4 | ✓ | 12-clk | 6-clk | H | 30/33 | 0-16 | 0-30/33 |
| P87C51RC2 | 512B | – | 32K | – | 4 | ✓ | ✓ | ✓ | ✓ | – | – | – | – | 32 | 7(2)/4 | ✓ | 12-clk | 6-clk | H | 30/33 | 0-16 | 0-30/33 |
| P87C51RB2 | 512B | – | 16K | – | 4 | ✓ | ✓ | ✓ | ✓ | – | – | – | – | 32 | 7(2)/4 | ✓ | 12-clk | 6-clk | H | 30/33 | 0-16 | 0-30/33 |
| P87C51RA2 | 512B | – | 8K | – | 4 | ✓ | ✓ | ✓ | ✓ | – | – | – | – | 32 | 7(2)/4 | ✓ | 12-clk | 6-clk | H | 30/33 | 0-16 | 0-30/33 |


ORDERING INFORMATION

| PHILIPS (EXCEPT NORTH AMERICA) PART ORDER NUMBER PART MARKING | MEMORY | | TEMPERATURE RANGE (°C) AND PACKAGE | VOLTAGE RANGE | DWG # |
|--|--------|------|--|---------------|----------|
| | OTP | RAM | | | |
| P87C51RA2BA | 8 KB | 512B | 0 to +70, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RA2FA | 8 KB | 512B | −40 to +85, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RA2BBD | 8 KB | 512B | 0 to +70, LQFP | 2.7 to 5.5 V | SOT389-1 |
| P87C51RB2BA | 16 KB | 512B | 0 to +70, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RB2FA | 16 KB | 512B | −40 to +85, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RB2BBD | 16 KB | 512B | 0 to +70, LQFP | 2.7 to 5.5 V | SOT389-1 |
| P87C51RB2BN | 16 KB | 512B | 0 to +70, DIP40 | 2.7 to 5.5 V | SOT129-1 |
| P87C51RB2FN | 16 KB | 512B | −40 to +85, DIP40 | 2.7 to 5.5 V | SOT129-1 |
| P87C51RC2BA | 32 KB | 512B | 0 to +70, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RC2FA | 32 KB | 512B | −40 to +85, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RC2BBD | 32 KB | 512B | 0 to +70, LQFP | 2.7 to 5.5 V | SOT389-1 |
| P87C51RC2BN | 32 KB | 512B | 0 to +70, DIP40 | 2.7 to 5.5 V | SOT129-1 |
| P87C51RC2FN | 32 KB | 512B | −40 to +85, DIP40 | 2.7 to 5.5 V | SOT129-1 |
| P87C51RD2BA | 64 KB | 1 KB | 0 to +70, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RD2FA | 64 KB | 1 KB | −40 to +85, PLCC | 2.7 to 5.5 V | SOT187-2 |
| P87C51RD2BBD | 64 KB | 1 KB | 0 to +70, LQFP | 2.7 to 5.5 V | SOT389-1 |
| P87C51RD2FBD | 64 KB | 1 KB | −40 to +85, LQFP | 2.7 to 5.5 V | SOT389-1 |
| P87C51RD2BN | 64 KB | 1 KB | 0 to +70, DIP40 | 2.7 to 5.5 V | SOT129-1 |

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2


BLOCK DIAGRAM (CPU-ORIENTED)




80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

LOGIC SYMBOL




Plastic Leaded Chip Carrier




PINNING

Plastic Dual In-Line Package



Plastic Quad Flat Pack



80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

| MNEMONIC | PIN NUMBER | | | TYPE | NAME AND FUNCTION |
|---|------------|------|------|------|---|
| | PDIP | PLCC | LQFP | | |
| $\overline{\text{PSEN}}$ | 29 | 32 | 26 | O | Program Store Enable: The read strobe to external program memory. When executing code from the external program memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory. $\overline{\text{PSEN}}$ is not activated during fetches from internal program memory. |
| $\overline{\text{EA}}/\text{V}_{\text{PP}}$ | 31 | 35 | 29 | I | External Access Enable/Programming Supply Voltage: $\overline{\text{EA}}$ must be externally held low to enable the device to fetch code from external program memory locations. If $\overline{\text{EA}}$ is held high, the device executes from internal program memory. The value on the $\overline{\text{EA}}$ pin is latched when RST is released and any subsequent changes have no effect. This pin also receives the programming supply voltage (V_{PP}) during programming. |
| XTAL1 | 19 | 21 | 15 | I | Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. |
| XTAL2 | 18 | 20 | 14 | O | Crystal 2: Output from the inverting oscillator amplifier. |

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin (other than V_{PP}) must not be higher than $\text{V}_{\text{CC}} + 0.5 \text{ V}$ or less than $\text{V}_{\text{SS}} - 0.5 \text{ V}$.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

SPECIAL FUNCTION REGISTERS

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION | | | | | | | | RESET VALUE |
|--------------------|-------------------------|----------------|---|------------------|------|------|------|------|--------|------|-------------|
| | | | MSB | | | | LSB | | | | |
| ACC* | Accumulator | E0H | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 00H |
| AUXR# | Auxiliary | 8EH | – | – | – | – | – | – | EXTRAM | AO | xxxxxx00B |
| AUXR1# | Auxiliary 1 | A2H | – | – | – | – | GF2 | 0 | – | DPS | xxxxxx0B |
| B* | B register | F0H | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| CCAP0H# | Module 0 Capture High | FAH | | | | | | | | | xxxxxxxxB |
| CCAP1H# | Module 1 Capture High | FBH | | | | | | | | | xxxxxxxxB |
| CCAP2H# | Module 2 Capture High | FCH | | | | | | | | | xxxxxxxxB |
| CCAP3H# | Module 3 Capture High | FDH | | | | | | | | | xxxxxxxxB |
| CCAP4H# | Module 4 Capture High | FEH | | | | | | | | | xxxxxxxxB |
| CCAP0L# | Module 0 Capture Low | EAH | | | | | | | | | xxxxxxxxB |
| CCAP1L# | Module 1 Capture Low | EBH | | | | | | | | | xxxxxxxxB |
| CCAP2L# | Module 2 Capture Low | ECH | | | | | | | | | xxxxxxxxB |
| CCAP3L# | Module 3 Capture Low | EDH | | | | | | | | | xxxxxxxxB |
| CCAP4L# | Module 4 Capture Low | EEH | | | | | | | | | xxxxxxxxB |
| CCAPM0# | Module 0 Mode | DAH | – | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM1# | Module 1 Mode | DBH | – | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM2# | Module 2 Mode | DCH | – | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM3# | Module 3 Mode | DDH | – | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM4# | Module 4 Mode | DEH | – | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCON*# | PCA Counter Control | D8H | DF | DE | DD | DC | DB | DA | D9 | D8 | 00x00000B |
| | | | CF | CR | – | CCF4 | CCF3 | CCF2 | CCF1 | CCF0 | |
| CH# | PCA Counter High | F9H | | | | | | | | | 00H |
| CKCON# | Clock control | 8FH | – | – | – | – | – | – | – | X2 | x0000000B |
| | | | | | | | | | | | 00H |
| CL# | PCA Counter Low | E9H | | | | | | | | | 00H |
| CMOD# | PCA Counter Mode | D9H | CIDL | WDTE | – | – | – | CPS1 | CPS0 | ECF | 00xxx000B |
| DPTR: | Data Pointer (2 bytes) | 83H | | | | | | | | | 00H |
| | | | 82H | | | | | | | | |
| | | | | | | | | | | | |
| IE* | Interrupt Enable 0 | A8H | AF | AE | AD | AC | AB | AA | A9 | A8 | 00H |
| | | | EA | EC | ET2 | ES | ET1 | EX1 | ET0 | EX0 | |
| IP* | Interrupt Priority | B8H | BF | BE | BD | BC | BB | BA | B9 | B8 | x0000000B |
| | | | – | PPC | PT2 | PS | PT1 | PX1 | PT0 | PX0 | |
| IPH# | Interrupt Priority High | B7H | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | x0000000B |
| | | | – | PPCH | PT2H | PSH | PT1H | PX1H | PT0H | PX0H | |
| P0* | Port 0 | 80H | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | FFH |
| | | | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | |
| P1* | Port 1 | 90H | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | FFH |
| | | | CEX4 | CEX3 | CEX2 | CEX1 | CEX0 | ECI | T2EX | T2 | |
| P2* | Port 2 | A0H | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | FFH |
| | | | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | |
| P3* | Port 3 | B0H | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | FFH |
| | | | R \overline{D} | W \overline{R} | T1 | T0 | INT1 | INT0 | TxD | RxD | |
| PCON# ¹ | Power Control | 87H | | | | | | | | | 00xxx000B |
| | | | SMOD1 | SMOD0 | – | POF | GF1 | GF0 | PD | IDL | |

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

– Reserved bits.

1. Reset value depends on reset source.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

SPECIAL FUNCTION REGISTERS (Continued)

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION | | | | | | | | RESET VALUE |
|--------|------------------------------|----------------|---|------|------|-------|------|------|--------|------|-------------|
| | | | MSB | | | | LSB | | | | |
| PSW* | Program Status Word | D0H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000B |
| | RCAP2H# | CBH | CY | AC | F0 | RS1 | RS0 | OV | F1 | P | |
| | RCAP2L# | CAH | | | | | | | | | |
| SADDR# | Slave Address | A9H | | | | | | | | | 00H |
| SADEN# | Slave Address Mask | B9H | | | | | | | | | 00H |
| SBUF | Serial Data Buffer | 99H | | | | | | | | | xxxxxxxB |
| SCON* | Serial Control Stack Pointer | 98H | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | 00H |
| | | 81H | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | TI | RI | |
| TCON* | Timer Control | 88H | | | | | | | | | 00H |
| | | | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | |
| | | | TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IE0 | IT0 | |
| T2CON* | Timer 2 Control | C8H | CF | CE | CD | CC | CB | CA | C9 | C8 | 00H |
| | | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 | | |
| T2MOD# | Timer 2 Mode Control | C9H | — | — | — | — | — | — | T2OE | DCEN | xxxxxx00B |
| TH0 | Timer High 0 | 8CH | | | | | | | | | 00H |
| TH1 | Timer High 1 | 8DH | | | | | | | | | 00H |
| TH2# | Timer High 2 | CDH | | | | | | | | | 00H |
| TL0 | Timer Low 0 | 8AH | | | | | | | | | 00H |
| TL1 | Timer Low 1 | 8BH | | | | | | | | | 00H |
| TL2# | Timer Low 2 | CCH | | | | | | | | | 00H |
| TMOD | Timer Mode | 89H | GATE | C/T | M1 | M0 | GATE | C/T | M1 | M0 | 00H |
| WDTRST | Watchdog Timer Reset | A6H | | | | | | | | | |

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

— Reserved bits.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. Minimum and maximum high and low times specified in the data sheet must be observed.

This device is configured at the factory to operate using 12 clock periods per machine cycle, referred to in this datasheet as “12-clock mode”. It may be optionally configured on commercially available parallel programming equipment or via software to operate at 6 clocks per machine cycle, referred to in this datasheet as “6-clock mode”. (This yields performance equivalent to twice that of standard 80C51 family devices). Also see next page.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 6. Timer 2 in Baud Rate Generator Mode

Table 4. Timer 2 Generated Commonly Used Baud Rates

| Baud Rate | | Osc Freq | Timer 2 | |
|---------------|--------------|----------|---------|--------|
| 12-clock mode | 6-clock mode | | RCAP2H | RCAP2L |
| 375 k | 750 k | 12 MHz | FF | FF |
| 9.6 k | 19.2 k | 12 MHz | FF | D9 |
| 4.8 k | 9.6 k | 12 MHz | FF | B2 |
| 2.4 k | 4.8 k | 12 MHz | FF | 64 |
| 1.2 k | 2.4 k | 12 MHz | FE | C8 |
| 300 | 600 | 12 MHz | FB | 1E |
| 110 | 220 | 12 MHz | F2 | AF |
| 300 | 600 | 6 MHz | FD | 8F |
| 110 | 220 | 6 MHz | F9 | 57 |

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., $1/6$ the oscillator frequency in 6-clock mode, $1/12$ the oscillator frequency in 12-clock mode). As a baud rate generator, it increments at the oscillator frequency in 6-clock mode ($\text{OSC}/2$ in 12-clock mode). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

$$\frac{\text{Oscillator Frequency}}{[n * \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

$$* n = \begin{matrix} 16 \text{ in 6-clock mode} \\ 32 \text{ in 12-clock mode} \end{matrix}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

SCON

Address = 98H

Bit Addressable

Reset Value = 00H

7

6

5

4

3

2

1

0

SM0

SM1

SM2

REN

TB8

RB8

TI

RI

Where SM0, SM1 specify the serial port mode, as follows:

| SM0 | SM1 | Mode | Description | Baud Rate |
|-----|-----|------|----------------|---|
| 0 | 0 | 0 | shift register | $f_{OSC}/12$ (12-clock mode) or $f_{OSC}/6$ (6-clock mode) |
| 0 | 1 | 1 | 8-bit UART | variable |
| 1 | 0 | 2 | 9-bit UART | $f_{OSC}/64$ or $f_{OSC}/32$ (12-clock mode) or $f_{OSC}/32$ or $f_{OSC}/16$ (6-clock mode) |
| 1 | 1 | 3 | 9-bit UART | variable |

SM2

Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In Mode 1, if SM2=1 then RI will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be 0.

REN

Enables serial reception. Set by software to enable reception. Clear by software to disable reception.

TB8

The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

RB8

In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, it SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

TI

Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.

RI

Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

SU01626

Figure 7. Serial Port Control (SCON) Register

| Baud Rate | | | f_{osc} | SMOD | Timer 1 | | |
|---------------|---------------|--------------|------------|------|---------|------|--------------|
| Mode | 12-clock mode | 6-clock mode | | | C/T | Mode | Reload Value |
| Mode 0 Max | 1.67 MHz | 3.34 MHz | 20 MHz | X | X | X | X |
| Mode 2 Max | 625 k | 1250 k | 20 MHz | 1 | X | X | X |
| Mode 1, 3 Max | 104.2 k | 208.4 k | 20 MHz | 1 | 0 | 2 | FFH |
| Mode 1, 3 | 19.2 k | 38.4 k | 11.059 MHz | 1 | 0 | 2 | FDH |
| | 9.6 k | 19.2 k | 11.059 MHz | 0 | 0 | 2 | FDH |
| | 4.8 k | 9.6 k | 11.059 MHz | 0 | 0 | 2 | FAH |
| | 2.4 k | 4.8 k | 11.059 MHz | 0 | 0 | 2 | F4H |
| | 1.2 k | 2.4 k | 11.059 MHz | 0 | 0 | 2 | E8H |
| | 137.5 | 275 | 11.986 MHz | 0 | 0 | 2 | 1DH |
| | 110 | 220 | 6 MHz | 0 | 0 | 2 | 72H |
| | 110 | 220 | 12 MHz | 0 | 0 | 1 | FEEDH |

Figure 8. Timer 1 Generated Commonly Used Baud Rates

More About Mode 0

Serial data enters and exits through Rx/D. Tx/D outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency (12-clock mode) or 1/6 the oscillator frequency (6-clock mode).

Figure 9 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At

S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.


As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2



SU00540

Figure 10. Serial Port Mode 1

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

Enhanced Features

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers*. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 13.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 14.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

| | | |
|---------|---------|-----------|
| Slave 0 | SADDR = | 1100 0000 |
| | SADEN = | 1111 1101 |
| | Given = | 1100 00X0 |

| | | |
|---------|---------|-----------|
| Slave 1 | SADDR = | 1100 0000 |
| | SADEN = | 1111 1110 |
| | Given = | 1100 000X |

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

| | | |
|---------|---------|-----------|
| Slave 0 | SADDR = | 1100 0000 |
| | SADEN = | 1111 1001 |
| | Given = | 1100 0XX0 |
| Slave 1 | SADDR = | 1110 0000 |
| | SADEN = | 1111 1010 |
| | Given = | 1110 0XX0 |
| Slave 2 | SADDR = | 1110 0000 |
| | SADEN = | 1111 1100 |
| | Given = | 1110 00XX |

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 20. PCA Timer/Counter




Figure 21. PCA Interrupt System

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 26. PCA Capture Mode




Figure 27. PCA Compare Mode

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 33. Internal and External Data Memory Address Space with EXTRAM = 0

HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR P87C51RA2/RB2/RC2/RD2)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When the WDT overflows, it will drive an output reset HIGH pulse at the RST-pin (see the note below).

Using the WDT

To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When the WDT overflows, it will generate an output RESET pulse at the reset pin (see note below). The RESET pulse duration is $98 \times T_{OSC}$ (6-clock mode; 196 in 12-clock mode), where $T_{OSC} = 1/f_{OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$ or $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$; $V_{CC} = 2.7\text{ V}$ to 5.5 V ; $V_{SS} = 0\text{ V}$ (16 MHz max. CPU clock)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|-----------|--|---|--------------------|------------------|--------------------|---------------|
| | | | MIN | TYP ¹ | MAX | |
| V_{IL} | Input low voltage ¹¹ | $4.0\text{ V} < V_{CC} < 5.5\text{ V}$ | -0.5 | | $0.2 V_{CC} - 0.1$ | V |
| | | $2.7\text{ V} < V_{CC} < 4.0\text{ V}$ | -0.5 | | $0.7 V_{CC}$ | V |
| V_{IH} | Input high voltage (ports 0, 1, 2, 3, \overline{EA}) | | $0.2 V_{CC} + 0.9$ | | $V_{CC} + 0.5$ | V |
| V_{IH1} | Input high voltage, XTAL1, RST ¹¹ | | $0.7 V_{CC}$ | | $V_{CC} + 0.5$ | V |
| V_{OL} | Output low voltage, ports 1, 2, ⁸ | $V_{CC} = 2.7\text{ V}$; $I_{OL} = 1.6\text{ mA}^2$ | — | | 0.4 | V |
| V_{OL1} | Output low voltage, port 0, ALE, PSEN ^{8, 7} | $V_{CC} = 2.7\text{ V}$; $I_{OL} = 3.2\text{ mA}^2$ | — | | 0.4 | V |
| V_{OH} | Output high voltage, ports 1, 2, 3 ³ | $V_{CC} = 2.7\text{ V}$; $I_{OH} = -20\text{ }\mu\text{A}$ | $V_{CC} - 0.7$ | | — | V |
| | | $V_{CC} = 4.5\text{ V}$; $I_{OH} = -30\text{ }\mu\text{A}$ | $V_{CC} - 0.7$ | | — | V |
| V_{OH1} | Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³ | $V_{CC} = 2.7\text{ V}$; $I_{OH} = -3.2\text{ mA}$ | $V_{CC} - 0.7$ | | — | V |
| I_{IL} | Logical 0 input current, ports 1, 2, 3 | $V_{IN} = 0.4\text{ V}$ | -1 | | -50 | μA |
| I_{TL} | Logical 1-to-0 transition current, ports 1, 2, 3 ⁶ | $V_{IN} = 2.0\text{ V}$; See note 4 | — | | -650 | μA |
| I_{LI} | Input leakage current, port 0 | $0.45 < V_{IN} < V_{CC} - 0.3$ | — | | ± 10 | μA |
| I_{CC} | Power supply current (see Figure 41 and Source Code): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 37 for conditions) ¹² | $T_{amb} = 0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$ $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$ | | | | μA |
| | | | | | | μA |
| | | | | 2 | 30 | μA |
| | | | | 3 | 50 | μA |
| V_{RAM} | RAM keep-alive voltage | | 1.2 | | | V |
| R_{RST} | Internal reset pull-down resistor | | 40 | | 225 | k Ω |
| C_{IO} | Pin capacitance ¹⁰ (except \overline{EA}) | | — | | 15 | pF |

NOTES:

- Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL} s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading $> 100\text{ pF}$), the noise pulse on the ALE pin may exceed 0.8 V . In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the $V_{CC} - 0.7$ specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V .
- See Figures 43 through 46 for I_{CC} test conditions and Figure 41 for I_{CC} vs. Frequency
12-clock mode characteristics:
Active mode (operating): $I_{CC} = 1.0\text{ mA} + 1.1\text{ mA} \times \text{FREQ.}[\text{MHz}]$
Active mode (reset): $I_{CC} = 7.0\text{ mA} + 0.6\text{ mA} \times \text{FREQ.}[\text{MHz}]$
Idle mode: $I_{CC} = 1.0\text{ mA} + 0.22\text{ mA} \times \text{FREQ.}[\text{MHz}]$
- This value applies to $T_{amb} = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$. For $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $I_{TL} = -750\text{ }\mu\text{A}$.
- Load capacitance for port 0, ALE, and PSEN = 100 pF , load capacitance for all other outputs = 80 pF .
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 15 mA (*NOTE: This is $85\text{ }^{\circ}\text{C}$ specification.)
Maximum I_{OL} per 8-bit port: 26 mA
Maximum total I_{OL} for all outputs: 71 mA
If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF . Pin capacitance of ceramic package is less than 15 pF (except \overline{EA} is 25 pF).
- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.
- Power down mode for 3 V range: Commercial Temperature Range – typ: $0.5\text{ }\mu\text{A}$, max. $20\text{ }\mu\text{A}$; Industrial Temperature Range – typ. $1.0\text{ }\mu\text{A}$, max. $30\text{ }\mu\text{A}$;

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 2.7 V TO 5.5 V OPERATION)

$T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C or }-40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$; $V_{CC} = 2.7\text{ V to }5.5\text{ V}$, $V_{SS} = 0\text{ V}$ ^{1,2,3,4}

| Symbol | Figure | Parameter | Limits | | 16 MHz Clock | | Unit |
|-----------------------|--------|---|-----------------|---------------------|--------------|-------|------|
| | | | MIN | MAX | MIN | MAX | |
| $1/t_{CLCL}$ | 38 | Oscillator frequency | 0 | 16 | | | MHz |
| t_{LHLL} | 34 | ALE pulse width | $2t_{CLCL}-10$ | | 115 | | ns |
| t_{AVLL} | 34 | Address valid to ALE low | $t_{CLCL}-15$ | | 47.5 | | ns |
| t_{LLAX} | 34 | Address hold after ALE low | $t_{CLCL}-25$ | | 37.5 | | ns |
| t_{LLIV} | 34 | ALE low to valid instruction in | | $4t_{CLCL}-55$ | | 195 | ns |
| t_{LLPL} | 34 | ALE low to PSEN low | $t_{CLCL}-15$ | | 47.5 | | ns |
| t_{PLPH} | 34 | PSEN pulse width | $3t_{CLCL}-15$ | | 172.5 | | ns |
| t_{PLIV} | 34 | PSEN low to valid instruction in | | $3t_{CLCL}-55$ | | 132.5 | ns |
| t_{PXIX} | 34 | Input instruction hold after PSEN | 0 | | 0 | | ns |
| t_{PXIZ} | 34 | Input instruction float after PSEN | | $t_{CLCL}-10$ | | 52.5 | ns |
| t_{AVIV} | 34 | Address to valid instruction in | | $5t_{CLCL}-50$ | | 262.5 | ns |
| t_{PLAZ} | 34 | PSEN low to address float | | 10 | | 10 | ns |
| Data Memory | | | | | | | |
| t_{RLRH} | 35 | \overline{RD} pulse width | $6t_{CLCL}-25$ | | 350 | | ns |
| t_{WLWH} | 36 | \overline{WR} pulse width | $6t_{CLCL}-25$ | | 350 | | ns |
| t_{RLDV} | 35 | \overline{RD} low to valid data in | | $5t_{CLCL}-50$ | | 262.5 | ns |
| t_{RHDX} | 35 | Data hold after \overline{RD} | 0 | | 0 | | ns |
| t_{RHDZ} | 35 | Data float after \overline{RD} | | $2t_{CLCL}-20$ | | 105 | ns |
| t_{LLDV} | 35 | ALE low to valid data in | | $8t_{CLCL}-55$ | | 445 | ns |
| t_{AVDV} | 35 | Address to valid data in | | $9t_{CLCL}-50$ | | 512.5 | ns |
| t_{LLWL} | 35, 36 | ALE low to \overline{RD} or \overline{WR} low | $3t_{CLCL}-20$ | $3t_{CLCL}+20$ | 167.5 | 207.5 | ns |
| t_{AVWL} | 35, 36 | Address valid to \overline{WR} low or \overline{RD} low | $4t_{CLCL}-20$ | | 230 | | ns |
| t_{QVWX} | 36 | Data valid to \overline{WR} transition | $t_{CLCL}-30$ | | 32.5 | | ns |
| t_{WHQX} | 36 | Data hold after \overline{WR} | $t_{CLCL}-20$ | | 42.5 | | ns |
| t_{QVWH} | 36 | Data valid to \overline{WR} high | $7t_{CLCL}-10$ | | 427.5 | | ns |
| t_{RLAZ} | 35 | \overline{RD} low to address float | | 0 | | 0 | ns |
| t_{WHLH} | 35, 36 | \overline{RD} or \overline{WR} high to ALE high | $t_{CLCL}-15$ | $t_{CLCL}+15$ | 47.5 | 77.5 | ns |
| External Clock | | | | | | | |
| t_{CHCX} | 38 | High time | $0.32t_{CLCL}$ | $t_{CLCL}-t_{CLCX}$ | | | ns |
| t_{CLCX} | 38 | Low time | $0.32t_{CLCL}$ | $t_{CLCL}-t_{CHCX}$ | | | ns |
| t_{CLCH} | 38 | Rise time | | 5 | | | ns |
| t_{CHCL} | 38 | Fall time | | 5 | | | ns |
| Shift register | | | | | | | |
| t_{XLXL} | 37 | Serial port clock cycle time | $12t_{CLCL}$ | | 750 | | ns |
| t_{QVXH} | 37 | Output data setup to clock rising edge | $10t_{CLCL}-25$ | | 600 | | ns |
| t_{XHQX} | 37 | Output data hold after clock rising edge | $2t_{CLCL}-15$ | | 110 | | ns |
| t_{XHDX} | 37 | Input data hold after clock rising edge | 0 | | 0 | | ns |
| t_{XHDV} | 37 | Clock rising edge to input data valid ⁵ | | $10t_{CLCL}-133$ | | 492 | ns |

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF
- Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- Parts are guaranteed by design to operate down to 0 Hz.
- Below 16 MHz this parameter is $8t_{CLCL}-133$.

P87C51RA2/RB2/RC2/RD2

Examples: t_{AVLL} = Time for address valid to ALE low.
 t_{LLPL} = Time for ALE low to \overline{PSEN} low.



80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

MASK ROM DEVICES

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes

from the internal memory, \overline{EA} is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 10. Program Security Bits

| PROGRAM LOCK BITS ^{1, 2} | | | PROTECTION DESCRIPTION |
|-----------------------------------|-----|-----|--|
| | SB1 | SB2 | |
| 1 | U | U | No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.) |
| 2 | P | U | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on Reset, and further programming of the EPROM is disabled. |

NOTES:

1. P – programmed. U – unprogrammed.
2. Any other combination of the security bits is not defined.

ROM CODE SUBMISSION FOR 8K ROM DEVICES (87C51RA2)

When submitting ROM code for the 8k ROM devices, the following must be specified:

1. 8 kbyte user ROM data
2. 64 byte ROM encryption key
3. ROM security bits.

| ADDRESS | CONTENT | BIT(S) | COMMENT |
|-----------------|---------|--------|---|
| 0000H to 1FFFFH | DATA | 7:0 | User ROM Data |
| 2000H to 203FH | KEY | 7:0 | ROM Encryption Key FFH = no encryption |
| 2040H | SEC | 0 | ROM Security Bit 1 0 = enable security 1 = disable security |
| 2040H | SEC | 1 | ROM Security Bit 2 0 = enable security 1 = disable security |

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOVC is disabled, and
2. \overline{EA} is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

- Security Bit #1: ☐ Enabled ☐ Disabled
- Security Bit #2: ☐ Enabled ☐ Disabled
- Encryption: ☐ No ☐ Yes If Yes, must send key file.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

ROM CODE SUBMISSION FOR 16K ROM DEVICES (87C51RB2)

When submitting ROM code for the 16K ROM devices, the following must be specified:

1. 16 kbyte user ROM data
2. 64 byte ROM encryption key
3. ROM security bits.

| ADDRESS | CONTENT | BIT(S) | COMMENT |
|----------------|---------|--------|---|
| 0000H to 3FFFH | DATA | 7:0 | User ROM Data |
| 4000H to 403FH | KEY | 7:0 | ROM Encryption Key FFH = no encryption |
| 4040H | SEC | 0 | ROM Security Bit 1 0 = enable security 1 = disable security |
| 4040H | SEC | 1 | ROM Security Bit 2 0 = enable security 1 = disable security |

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOV_C is disabled, and
2. \overline{EA} is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1: ☐ Enabled ☐ Disabled

Security Bit #2: ☐ Enabled ☐ Disabled

Encryption: ☐ No ☐ Yes If Yes, must send key file.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

ROM CODE SUBMISSION FOR 32K ROM DEVICES (87C51RC2)

When submitting ROM code for the 32K ROM devices, the following must be specified:

1. 32 kbyte user ROM data
2. 64 byte ROM encryption key
3. ROM security bits.

| ADDRESS | CONTENT | BIT(S) | COMMENT |
|----------------|---------|--------|---|
| 0000H to 7FFFH | DATA | 7:0 | User ROM Data |
| 8000H to 803FH | KEY | 7:0 | ROM Encryption Key FFH = no encryption |
| 8040H | SEC | 0 | ROM Security Bit 1 0 = enable security 1 = disable security |
| 8040H | SEC | 1 | ROM Security Bit 2 0 = enable security 1 = disable security |

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

1. External MOV_C is disabled, and
2. \overline{EA} is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1: ☐ Enabled ☐ Disabled

Security Bit #2: ☐ Enabled ☐ Disabled

Encryption: ☐ No ☐ Yes If Yes, must send key file.