



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c51rb2fa-512">https://www.e-xfl.com/product-detail/nxp-semiconductors/p87c51rb2fa-512</a>

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

**BLOCK DIAGRAM 1**



80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

## PIN DESCRIPTIONS

MNEMONIC	PIN NUMBER			TYPE	NAME AND FUNCTION
	PDIP	PLCC	LQFP		
V <sub>SS</sub>	20	22	16	I	<b>Ground:</b> 0 V reference.
V <sub>CC</sub>	40	44	38	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0–P1.7	1–8	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ).  Alternate functions for P87C51RA2/RB2/RC2/RD2 Port 1 include: <b>T2 (P1.0):</b> Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out) <b>T2EX (P1.1):</b> Timer/Counter 2 Reload/Capture/Direction Control <b>ECI (P1.2):</b> External Clock Input to the PCA <b>CEX0 (P1.3):</b> Capture/Compare External I/O for PCA module 0 <b>CEX1 (P1.4):</b> Capture/Compare External I/O for PCA module 1 <b>CEX2 (P1.5):</b> Capture/Compare External I/O for PCA module 2 <b>CEX3 (P1.6):</b> Capture/Compare External I/O for PCA module 3 <b>CEX4 (P1.7):</b> Capture/Compare External I/O for PCA module 4
P2.0–P2.7	21–28	24–31	18–25	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the P87C51RA2/RB2/RC2/RD2, as listed below: <b>RxD (P3.0):</b> Serial input port <b>TxD (P3.1):</b> Serial output port <b>INT0 (P3.2):</b> External interrupt <b>INT1 (P3.3):</b> External interrupt <b>T0 (P3.4):</b> Timer 0 external input <b>T1 (P3.5):</b> Timer 1 external input <b>WR (P3.6):</b> External data memory write strobe <b>RD (P3.7):</b> External data memory read strobe
RST	9	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>CC</sub> .
ALE	30	33	27	O	<b>Address Latch Enable:</b> Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted twice every machine cycle, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

## SPECIAL FUNCTION REGISTERS

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION								RESET VALUE
			MSB				LSB				
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	–	–	–	–	–	–	EXTRAM	AO	xxxxxx00B
AUXR1#	Auxiliary 1	A2H	–	–	–	–	GF2	0	–	DPS	xxxxxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxxB
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxxB
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxxB
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxxB
CCAP4H#	Module 4 Capture High	FEH									xxxxxxxxB
CCAP0L#	Module 0 Capture Low	EAH									xxxxxxxxB
CCAP1L#	Module 1 Capture Low	EBH									xxxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									xxxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxxB
CCAPM0#	Module 0 Mode	DAH	–	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM1#	Module 1 Mode	DBH	–	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM2#	Module 2 Mode	DCH	–	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM3#	Module 3 Mode	DDH	–	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM4#	Module 4 Mode	DEH	–	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCON*#	PCA Counter Control	D8H	DF	DE	DD	DC	DB	DA	D9	D8	00x00000B
			CF	CR	–	CCF4	CCF3	CCF2	CCF1	CCF0	
CH#	PCA Counter High	F9H									00H
CKCON#	Clock control	8FH	–	–	–	–	–	–	–	X2	x0000000B
											00H
CL#	PCA Counter Low	E9H									
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	–	–	–	CPS1	CPS0	ECF	00xxx000B
DPTR:	Data Pointer (2 bytes)	83H									00H
DPH	Data Pointer High	82H									00H
DPL	Data Pointer Low		AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable 0	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt Priority	B8H	–	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			B7	B6	B5	B4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H	–	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	R $\overline{D}$	W $\overline{R}$	T1	T0	INT1	INT0	TxD	RxD	FFH
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	–	POF	GF1	GF0	PD	IDL	00xxx000B

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

– Reserved bits.

1. Reset value depends on reset source.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

**CLOCK CONTROL REGISTER (CKCON)**  
This device allows control of the 6-clock/12-clock mode by means of  
both an SFR bit (X2) and an OTP bit. The OTP clock control bit

OX2, when programmed (6-clock mode), supersedes the X2 bit  
(CKCON.0). The CKCON register is shown below in Figure 1.




Figure 1. Clock control (CKCON) register

Also please note that the clock divider applies to the serial port for  
modes 0 & 2 (fixed baud rate modes). This is because modes 1 & 3  
(variable baud rate modes) use either Timer 1 or Timer 2.

Below is the truth table for the CPU clock mode.

**Table 1.**

OX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	X	6-clock mode

**RESET**  
A reset is accomplished by holding the RST pin high for at least two  
machine cycles (12 oscillator periods in 6-clock mode, or 24 oscillator  
periods in 12-clock mode), while the oscillator is running. To ensure a  
good power-on reset, the RST pin must be high long enough to allow  
the oscillator time to start up (normally a few milliseconds) plus two  
machine cycles. At power-on, the voltage on V<sub>CC</sub> and RST must  
come up at the same time for a proper start-up. Ports 1, 2, and 3 will  
asynchronously be driven to their reset condition when a voltage  
above V<sub>IH1</sub> (min.) is applied to RST.

The value on the  $\overline{\text{EA}}$  pin is latched when RST is deasserted and has  
no further effect.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

## TIMER 0 AND TIMER 1 OPERATION

### Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits  $C/\overline{T}$  in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 3 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TF<sub>n</sub>. The counted input is enabled to the Timer when TR<sub>n</sub> = 1 and either GATE = 0 or  $\overline{INTn}$  = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{INTn}$ , to facilitate pulse width measurements). TR<sub>n</sub> is a control bit in the Special Function Register TCON (Figure 4).

The 13-bit register consists of all 8 bits of TH<sub>n</sub> and the lower 5 bits of TL<sub>n</sub>. The upper 3 bits of TL<sub>n</sub> are indeterminate and should be ignored. Setting the run flag (TR<sub>n</sub>) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

#### Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL<sub>n</sub>) with automatic reload, as shown in Figure 5. Overflow from TL<sub>n</sub> not only sets TF<sub>n</sub>, but also reloads TL<sub>n</sub> with the contents of TH<sub>n</sub>, which is preset by software. The reload leaves TH<sub>n</sub> unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 6. TL0 uses the Timer 0 control bits:  $C/\overline{T}$ , GATE, TR0, and TF0 as well as pin  $\overline{INT0}$ . TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.




Figure 2. Timer/Counter 0/1 Mode Control (TMOD) Register

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 9. Serial Port Mode 0



80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

## P87C51RA2/RB2/RC2/RD2

### Enhanced Features

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers*. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 13.

### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 14.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR =	1100 0000
	SADEN =	1111 1101
	Given =	1100 00X0

Slave 1	SADDR =	1100 0000
	SADEN =	1111 1110
	Given =	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR =	1100 0000
	SADEN =	1111 1001
	Given =	1100 0XX0
Slave 1	SADDR =	1110 0000
	SADEN =	1111 1010
	Given =	1110 0XX0
Slave 2	SADDR =	1110 0000
	SADEN =	1111 1100
	Given =	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 13. UART Framing Error Detection




Figure 14. UART Multiprocessor Communication, Automatic Address Recognition

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

### Programmable Counter Array (PCA)

The Programmable Counter Array available on the P87C51RA2/RB2/RC2/RD2 is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3 (CEX0), module 1 to P1.4 (CEX1), etc. The basic PCA configuration is shown in Figure 19.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/6 the oscillator frequency, 1/2 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 22):

#### CPS1 CPS0 PCA Timer Count Source

0	0	1/6 oscillator frequency (6-clock mode); 1/12 oscillator frequency (12-clock mode)
0	1	1/2 oscillator frequency (6-clock mode); 1/4 oscillator frequency (12-clock mode)
1	0	Timer 0 overflow
1	1	External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 20.

The watchdog timer function is implemented in module 4 (see Figure 29).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 23). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when

the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 21.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 24). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 25 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Figure 19. Programmable Counter Array (PCA)

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

<b>CMOD</b> Address = D9H				Reset Value = 00XX X000B				
	<b>CIDL</b>	<b>WDTE</b>	–	–	–	<b>CPS1</b>	<b>CPS0</b>	<b>ECF</b>
Bit:	7	6	5	4	3	2	1	0
<b>Symbol</b>	<b>Function</b>							
<b>CIDL</b>	Counter Idle control: CIDL = 0 programs the PCA Counter to continue functioning during idle Mode. CIDL = 1 programs it to be gated off during idle.							
<b>WDTE</b>	Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1 enables it.							
–	Not implemented, reserved for future use.*							
<b>CPS1</b>	PCA Count Pulse Select bit 1.							
<b>CPS0</b>	PCA Count Pulse Select bit 0.							
	<b>CPS1</b>	<b>CPS0</b>	<b>Selected PCA Input**</b>					
	0	0	0	Internal clock, $f_{OSC}/6$ in 6-clock mode ( $f_{OSC}/12$ in 12-clock mode)				
	0	1	1	Internal clock, $f_{OSC}/2$ in 6-clock mode ( $f_{OSC}/4$ in 12-clock mode)				
	1	0	2	Timer 0 overflow				
	1	1	3	External clock at ECI/P1.2 pin (max. rate = $f_{OSC}/4$ in 6-clock mode, $f_{OSC}/8$ in 12-clock mode)				
<b>ECF</b>	PCA Enable Counter Overflow interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt. ECF = 0 disables that function of CF.							
<b>NOTE:</b>								
* User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.								
** $f_{OSC}$ = oscillator frequency								

SU01318

SU01318

Figure 22. CMOD: PCA Counter Mode Register

CCON Address = D8H

Reset Value = 00X0 0000B

Bit Addressable

	CF	CR	–	CCF4	CCF3	CCF2	CCF1	CCF0
Bit:	7	6	5	4	3	2	1	0

Symbol	Function
CF	PCA Counter Overflow flag. Set by hardware when the counter rolls over. CF flags an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software but can only be cleared by software.
CR	PCA Counter Run control bit. Set by software to turn the PCA counter on. Must be cleared by software to turn the PCA counter off.
–	Not implemented, reserved for future use*.
CCF4	PCA Module 4 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.
CCF3	PCA Module 3 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.
CCF2	PCA Module 2 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.
CCF1	PCA Module 1 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.
CCF0	PCA Module 0 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.

NOTE:

\* User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

SU01319

SU01319

Figure 23. CCON: PCA Counter Control Register

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2




Figure 26. PCA Capture Mode




Figure 27. PCA Compare Mode

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

```

INIT_WATCHDOG:
    MOV CCAPM4, #4CH          ; Module 4 in compare mode
    MOV CCAP4L, #0FFH        ; Write to low byte first
    MOV CCAP4H, #0FFH        ; Before PCA timer counts up to
                                ; FFFF Hex, these compare values
                                ; must be changed
    ORL CMOD, #40H           ; Set the WDTE bit to enable the
                                ; watchdog timer without changing
                                ; the other bits in CMOD
;
;*****
;
; Main program goes here, but CALL WATCHDOG periodically.
;
;*****
;
WATCHDOG:
    CLR EA                   ; Hold off interrupts
    MOV CCAP4L, #00         ; Next compare value is within
    MOV CCAP4H, CH          ; 255 counts of the current PCA
    SETB EA                  ; timer value
    RET

```

**Figure 31. PCA Watchdog Timer Initialization Code**

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

## P87C51RA2/RB2/RC2/RD2

### Expanded Data RAM Addressing

The P87C51RA2/RB2/RC2/RD2 has internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 256 bytes expanded RAM (ERAM) (768 bytes for the RD2).

The four segments are:

1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
4. The 256/768-bytes expanded RAM (ERAM, 00H – 1FFH/2FFH) are indirectly accessed by move external instruction, MOVX, and with the EXTRAM bit cleared, see Figure 32.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

```
MOV 0A0H,#data
```

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example:

```
MOV @R0,acc
```

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

The ERAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 256/768 bytes of external data memory in the P87C51RA2/RB2/RC2/RD2.

With EXTRAM = 0, the ERAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to ERAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

```
MOVX @R0,acc
```

where R0 contains 0A0H, accesses the ERAM at address 0A0H rather than external memory. An access to external data memory locations higher than the ERAM will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 33.

With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the ERAM.

<b>AUXR</b> Address = 8EH		Reset Value = xxxx xx00B							
Not Bit Addressable									
		—	—	—	—	—	—	<b>EXTRAM</b>	<b>AO</b>
Bit:		7	6	5	4	3	2	1	0
<b>Symbol</b>	<b>Function</b>								
<b>AO</b>	Disable/Enable ALE								
	<b>AO</b>								
	0	ALE is emitted at a constant rate of $\frac{1}{6}$ the oscillator frequency (12-clock mode; $\frac{1}{3} f_{OSC}$ in 6-clock mode).							
	1	ALE is active only during off-chip memory access.							
<b>EXTRAM</b>	Internal/External RAM access using MOVX @Ri/@DPTR								
	<b>EXTRAM</b>								
	0	Internal ERAM access using MOVX @Ri/@DPTR							
	1	External data memory access.							
—	Not implemented, reserved for future use*.								
<b>NOTE:</b>									
*User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.									

SU01613

Figure 32. AUXR: Auxiliary Register



80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

## DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  or  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 2.7\text{ V}$  to  $5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$  (16 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	
$V_{IL}$	Input low voltage <sup>11</sup>	$4.0\text{ V} < V_{CC} < 5.5\text{ V}$	-0.5		$0.2 V_{CC} - 0.1$	V
		$2.7\text{ V} < V_{CC} < 4.0\text{ V}$	-0.5		$0.7 V_{CC}$	V
$V_{IH}$	Input high voltage (ports 0, 1, 2, 3, $\overline{EA}$ )		$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V
$V_{IH1}$	Input high voltage, XTAL1, RST <sup>11</sup>		$0.7 V_{CC}$		$V_{CC} + 0.5$	V
$V_{OL}$	Output low voltage, ports 1, 2, <sup>8</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OL} = 1.6\text{ mA}^2$	—		0.4	V
$V_{OL1}$	Output low voltage, port 0, ALE, PSEN <sup>8, 7</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OL} = 3.2\text{ mA}^2$	—		0.4	V
$V_{OH}$	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OH} = -20\text{ }\mu\text{A}$	$V_{CC} - 0.7$		—	V
		$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -30\text{ }\mu\text{A}$	$V_{CC} - 0.7$		—	V
$V_{OH1}$	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 2.7\text{ V}$ ; $I_{OH} = -3.2\text{ mA}$	$V_{CC} - 0.7$		—	V
$I_{IL}$	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4\text{ V}$	-1		-50	$\mu\text{A}$
$I_{TL}$	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	$V_{IN} = 2.0\text{ V}$ ; See note 4	—		-650	$\mu\text{A}$
$I_{LI}$	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	—		$\pm 10$	$\mu\text{A}$
$I_{CC}$	Power supply current (see Figure 41 and Source Code): Active mode @ 16 MHz Idle mode @ 16 MHz Power-down mode or clock stopped (see Figure 37 for conditions) <sup>12</sup>	$T_{amb} = 0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$  $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$				$\mu\text{A}$
						$\mu\text{A}$
				2	30	$\mu\text{A}$
				3	50	$\mu\text{A}$
$V_{RAM}$	RAM keep-alive voltage		1.2			V
$R_{RST}$	Internal reset pull-down resistor		40		225	$\text{k}\Omega$
$C_{IO}$	Pin capacitance <sup>10</sup> (except $\overline{EA}$ )		—		15	pF

### NOTES:

- Typical ratings are not guaranteed. Values listed are based on tests conducted on limited number of samples at room temperature.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$ s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading  $> 100\text{ pF}$ ), the noise pulse on the ALE pin may exceed  $0.8\text{ V}$ . In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.  $I_{OL}$  can exceed these conditions provided that no single output sinks more than  $5\text{ mA}$  and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and PSEN to momentarily fall below the  $V_{CC} - 0.7$  specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately  $2\text{ V}$ .
- See Figures 43 through 46 for  $I_{CC}$  test conditions and Figure 41 for  $I_{CC}$  vs. Frequency  
12-clock mode characteristics:  
Active mode (operating):  $I_{CC} = 1.0\text{ mA} + 1.1\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Active mode (reset):  $I_{CC} = 7.0\text{ mA} + 0.6\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Idle mode:  $I_{CC} = 1.0\text{ mA} + 0.22\text{ mA} \times \text{FREQ.}[\text{MHz}]$
- This value applies to  $T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$ . For  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ,  $I_{TL} = -750\text{ }\mu\text{A}$ .
- Load capacitance for port 0, ALE, and PSEN =  $100\text{ pF}$ , load capacitance for all other outputs =  $80\text{ pF}$ .
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin:  $15\text{ mA}$  (\*NOTE: This is  $85\text{ }^{\circ}\text{C}$  specification.)  
Maximum  $I_{OL}$  per 8-bit port:  $26\text{ mA}$   
Maximum total  $I_{OL}$  for all outputs:  $71\text{ mA}$   
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than  $25\text{ pF}$ . Pin capacitance of ceramic package is less than  $15\text{ pF}$  (except  $\overline{EA}$  is  $25\text{ pF}$ ).
- To improve noise rejection a nominal  $100\text{ ns}$  glitch rejection circuitry has been added to the RST pin, and a nominal  $15\text{ ns}$  glitch rejection circuitry has been added to the  $\text{INT0}$  and  $\text{INT1}$  pins. Previous devices provided only an inherent  $5\text{ ns}$  of glitch rejection.
- Power down mode for  $3\text{ V}$  range: Commercial Temperature Range – typ:  $0.5\text{ }\mu\text{A}$ , max.  $20\text{ }\mu\text{A}$ ; Industrial Temperature Range – typ.  $1.0\text{ }\mu\text{A}$ , max.  $30\text{ }\mu\text{A}$ ;



80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

## DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C or }-40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ;  $V_{SS} = 0\text{ V}$  (30/33 MHz max. CPU clock)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>1</sup>	MAX	
$V_{IL}$	Input low voltage <sup>11</sup>	$4.5\text{ V} < V_{CC} < 5.5\text{ V}$	-0.5		$0.2 V_{CC} - 0.1$	V
$V_{IH}$	Input high voltage (ports 0, 1, 2, 3, EA)		$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V
$V_{IH1}$	Input high voltage, XTAL1, RST <sup>11</sup>		$0.7 V_{CC}$		$V_{CC} + 0.5$	V
$V_{OL}$	Output low voltage, ports 1, 2, 3 <sup>8</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OL} = 1.6\text{ mA}^2$	-		0.4	V
$V_{OL1}$	Output low voltage, port 0, ALE, PSEN <sup>7, 8</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OL} = 3.2\text{ mA}^2$	-		0.4	V
$V_{OH}$	Output high voltage, ports 1, 2, 3 <sup>3</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -30\text{ }\mu\text{A}$	$V_{CC} - 0.7$		-	V
$V_{OH1}$	Output high voltage (port 0 in external bus mode), ALE <sup>9</sup> , PSEN <sup>3</sup>	$V_{CC} = 4.5\text{ V}$ ; $I_{OH} = -3.2\text{ mA}$	$V_{CC} - 0.7$		-	V
$I_{IL}$	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4\text{ V}$	-1		-50	$\mu\text{A}$
$I_{TL}$	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>6</sup>	$V_{IN} = 2.0\text{ V}$ ; See note 4	-		-650	$\mu\text{A}$
$I_{LI}$	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$	-		$\pm 10$	$\mu\text{A}$
$I_{CC}$	Power supply current Active mode (see Note 5) Idle mode (see Note 5)  Power-down mode or clock stopped (see Figure 46 for conditions)	$T_{amb} = 0\text{ }^{\circ}\text{C to }70\text{ }^{\circ}\text{C}$		2	30	$\mu\text{A}$
		$T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$		3	50	$\mu\text{A}$
$V_{RAM}$	RAM keep-alive voltage		1.2			V
$R_{RST}$	Internal reset pull-down resistor		40		225	$\text{k}\Omega$
$C_{IO}$	Pin capacitance <sup>10</sup> (except EA)		-		15	pF

### NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$ s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading  $> 100\text{ pF}$ ), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.  $I_{OL}$  can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the  $V_{OH}$  on ALE and PSEN to momentarily fall below the  $V_{CC} - 0.7$  specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{IN}$  is approximately 2 V.
- See Figures 43 through 46 for  $I_{CC}$  test conditions and Figure 41 for  $I_{CC}$  vs. Frequency.  
12-clock mode characteristics:  
Active mode (operating):  $I_{CC} = 1.0\text{ mA} + 1.1\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Active mode (reset):  $I_{CC} = 7.0\text{ mA} + 0.6\text{ mA} \times \text{FREQ.}[\text{MHz}]$   
Idle mode:  $I_{CC} = 1.0\text{ mA} + 0.22\text{ mA} \times \text{FREQ.}[\text{MHz}]$
- This value applies to  $T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$ . For  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ,  $I_{TL} = -750\text{ }\mu\text{A}$ .
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin: 15 mA (\*NOTE: This is 85  $^{\circ}\text{C}$  specification.)  
Maximum  $I_{OL}$  per 8-bit port: 26 mA  
Maximum total  $I_{OL}$  for all outputs: 71 mA  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except EA is 25 pF).
- To improve noise rejection a nominal 100 ns glitch rejection circuitry has been added to the RST pin, and a nominal 15 ns glitch rejection circuitry has been added to the INT0 and INT1 pins. Previous devices provided only an inherent 5 ns of glitch rejection.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

## AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V $\pm 10\%$ OPERATION)

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  or  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}^{1,2,3,4}$

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	
$1/t_{CLCL}$	38	Oscillator frequency	0	33			MHz
$t_{LHLL}$	34	ALE pulse width	$2 t_{CLCL} - 8$		117		ns
$t_{AVLL}$	34	Address valid to ALE low	$t_{CLCL} - 13$		49.5		ns
$t_{LLAX}$	34	Address hold after ALE low	$t_{CLCL} - 20$		42.5		ns
$t_{LLIV}$	34	ALE low to valid instruction in		$4 t_{CLCL} - 35$		215	ns
$t_{LLPL}$	34	ALE low to PSEN low	$t_{CLCL} - 10$		52.5		ns
$t_{PLPH}$	34	PSEN pulse width	$3 t_{CLCL} - 10$		177.5		ns
$t_{PLIV}$	34	PSEN low to valid instruction in		$3 t_{CLCL} - 35$		152.5	ns
$t_{PXIX}$	34	Input instruction hold after PSEN	0		0		ns
$t_{PXIZ}$	34	Input instruction float after PSEN		$t_{CLCL} - 10$		52.5	ns
$t_{AVIV}$	34	Address to valid instruction in		$5 t_{CLCL} - 35$		277.5	ns
$t_{PLAZ}$	34	PSEN low to address float		10		10	ns
<b>Data Memory</b>							
$t_{RLRH}$	35	$\overline{RD}$ pulse width	$6 t_{CLCL} - 20$		355		ns
$t_{WLWH}$	36	$\overline{WR}$ pulse width	$6 t_{CLCL} - 20$		355		ns
$t_{RLDV}$	35	$\overline{RD}$ low to valid data in		$5 t_{CLCL} - 35$		277.5	ns
$t_{RHDX}$	35	Data hold after $\overline{RD}$	0		0		ns
$t_{RHDZ}$	35	Data float after $\overline{RD}$		$2 t_{CLCL} - 10$		115	ns
$t_{LLDV}$	35	ALE low to valid data in		$8 t_{CLCL} - 35$		465	ns
$t_{AVDV}$	35	Address to valid data in		$9 t_{CLCL} - 35$		527.5	ns
$t_{LLWL}$	35, 36	ALE low to $\overline{RD}$ or $\overline{WR}$ low	$3 t_{CLCL} - 15$	$3 t_{CLCL} + 15$	172.5	202.5	ns
$t_{AVWL}$	35, 36	Address valid to $\overline{WR}$ low or $\overline{RD}$ low	$4 t_{CLCL} - 15$		235		ns
$t_{QVWX}$	36	Data valid to $\overline{WR}$ transition	$t_{CLCL} - 25$		37.5		ns
$t_{WHQX}$	36	Data hold after $\overline{WR}$	$t_{CLCL} - 15$		47.5		ns
$t_{QVWH}$	36	Data valid to $\overline{WR}$ high	$7 t_{CLCL} - 5$		432.5		ns
$t_{RLAZ}$	35	$\overline{RD}$ low to address float		0		0	ns
$t_{WHLH}$	35, 36	$\overline{RD}$ or $\overline{WR}$ high to ALE high	$t_{CLCL} - 10$	$t_{CLCL} + 10$	52.5	72.5	ns
<b>External Clock</b>							
$t_{CHCX}$	38	High time	$0.32 t_{CLCL}$	$t_{CLCL} - t_{CLCX}$			ns
$t_{CLCX}$	38	Low time	$0.32 t_{CLCL}$	$t_{CLCL} - t_{CHCX}$			ns
$t_{CLCH}$	38	Rise time		5			ns
$t_{CHCL}$	38	Fall time		5			ns
<b>Shift register</b>							
$t_{XLXL}$	37	Serial port clock cycle time	$12 t_{CLCL}$		750		ns
$t_{QVXH}$	37	Output data setup to clock rising edge	$10 t_{CLCL} - 25$		600		ns
$t_{XHGX}$	37	Output data hold after clock rising edge	$2 t_{CLCL} - 15$		110		ns
$t_{XHDX}$	37	Input data hold after clock rising edge	0		0		ns
$t_{XHDX}$	37	Clock rising edge to input data valid <sup>5</sup>		$10 t_{CLCL} - 133$		492	ns

### NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF
- Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- Parts are guaranteed by design to operate down to 0 Hz.
- Below 16 MHz this parameter is  $8 t_{CLCL} - 133$ .

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

### AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 5 V $\pm 10\%$ OPERATION)

$T_{amb} = 0\text{ }^{\circ}\text{C}$  to  $+70\text{ }^{\circ}\text{C}$  or  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ <sup>1,2,3,4,5</sup>

Symbol	Figure	Parameter	Limits		16 MHz Clock		Unit
			MIN	MAX	MIN	MAX	
$1/t_{CLCL}$	38	Oscillator frequency	0	30			MHz
$t_{LHLL}$	34	ALE pulse width	$t_{CLCL} - 8$		54.5		ns
$t_{AVLL}$	34	Address valid to ALE low	$0.5 t_{CLCL} - 13$		18.25		ns
$t_{LLAX}$	34	Address hold after ALE low	$0.5 t_{CLCL} - 20$		11.25		ns
$t_{LLIV}$	34	ALE low to valid instruction in		$2 t_{CLCL} - 35$		90	ns
$t_{LLPL}$	34	ALE low to PSEN low	$0.5 t_{CLCL} - 10$		21.25		ns
$t_{PLPH}$	34	PSEN pulse width	$1.5 t_{CLCL} - 10$		83.75		ns
$t_{PLIV}$	34	PSEN low to valid instruction in		$1.5 t_{CLCL} - 35$		58.75	ns
$t_{PXIX}$	34	Input instruction hold after PSEN	0		0		ns
$t_{PXIZ}$	34	Input instruction float after PSEN		$0.5 t_{CLCL} - 10$		21.25	ns
$t_{AVIV}$	34	Address to valid instruction in		$2.5 t_{CLCL} - 35$		121.25	ns
$t_{PLAZ}$	34	PSEN low to address float		10		10	ns
<b>Data Memory</b>							
$t_{RLRH}$	35	RD pulse width	$3 t_{CLCL} - 20$		167.5		ns
$t_{WLWH}$	36	WR pulse width	$3 t_{CLCL} - 20$		167.5		ns
$t_{RLDV}$	35	RD low to valid data in		$2.5 t_{CLCL} - 35$		121.25	ns
$t_{RHDX}$	35	Data hold after RD	0		0		ns
$t_{RHDZ}$	35	Data float after RD		$t_{CLCL} - 10$		52.5	ns
$t_{LLDV}$	35	ALE low to valid data in		$4 t_{CLCL} - 35$		215	ns
$t_{AVDV}$	35	Address to valid data in		$4.5 t_{CLCL} - 35$		246.25	ns
$t_{LLWL}$	35, 36	ALE low to RD or WR low	$1.5 t_{CLCL} - 15$	$1.5 t_{CLCL} + 15$	78.75	108.75	ns
$t_{AVWL}$	35, 36	Address valid to WR low or RD low	$2 t_{CLCL} - 15$		110		ns
$t_{QVWX}$	36	Data valid to WR transition	$0.5 t_{CLCL} - 25$		6.25		ns
$t_{WHQX}$	36	Data hold after WR	$0.5 t_{CLCL} - 15$		16.25		ns
$t_{QVWH}$	36	Data valid to WR high	$3.5 t_{CLCL} - 5$		213.75		ns
$t_{RLAZ}$	35	RD low to address float		0		0	ns
$t_{WHLH}$	35, 36	RD or WR high to ALE high	$0.5 t_{CLCL} - 10$	$0.5 t_{CLCL} + 10$	21.25	41.25	ns
<b>External Clock</b>							
$t_{CHCX}$	38	High time	$0.4 t_{CLCL}$	$t_{CLCL} - t_{CLCX}$			ns
$t_{CLCX}$	38	Low time	$0.4 t_{CLCL}$	$t_{CLCL} - t_{CHCX}$			ns
$t_{CLCH}$	38	Rise time		5			ns
$t_{CHCL}$	38	Fall time		5			ns
<b>Shift register</b>							
$t_{XLXL}$	37	Serial port clock cycle time	$6 t_{CLCL}$		375		ns
$t_{QVXH}$	37	Output data setup to clock rising edge	$5 t_{CLCL} - 25$		287.5		ns
$t_{XHGX}$	37	Output data hold after clock rising edge	$t_{CLCL} - 15$		47.5		ns
$t_{XHDX}$	37	Input data hold after clock rising edge	0		0		ns
$t_{XHDX}$	37	Clock rising edge to input data valid <sup>6</sup>		$5 t_{CLCL} - 133$		179.5	ns

#### NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
- Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0 drivers.
- Parts are guaranteed by design to operate down to 0 Hz.
- Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter calculated at a customer specified frequency has a negative value, it should be considered equal to zero.
- Below 16 MHz this parameter is  $4 t_{CLCL} - 133$

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

**Table 8. EPROM Programming Modes**

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	X
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1	X
Verify code data	1	0	1	1	0	0	1	1	X
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0	X
Pgm security bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1	X
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0	X
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1	X
Program to 6-clock mode	1	0	0*	V <sub>PP</sub>	0	0	1	0	0
Verify 6-clock <sup>4</sup>	1	0	1	1	e	0	0	1	1
Verify security bits <sup>5</sup>	1	0	1	1	e	0	1	0	X

**NOTES:**

1. '0' = Valid low for that pin, '1' = valid high for that pin.

2. V<sub>PP</sub> = 12.75 V ±0.25 V.

3. V<sub>CC</sub> = 5 V ±10% during programming and verification.

4. Bit is output on P0.4 (1 = 12x, 0 = 6x).

5. Security bit one is output on P0.7.

Security bit two is output on P0.6.

Security bit three is output on P0.3.

\* ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V<sub>PP</sub> is held at 12.75 V. Each programming pulse is low for 100 µs (±10 µs) and high for a minimum of 10 µs.

**Table 9. Program Security Bits for EPROM Devices**

PROGRAM LOCK BITS <sup>1, 2</sup>				PROTECTION DESCRIPTION
	SB1	SB2	SB3	
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, external execution is disabled. Internal data RAM is not accessible.

**NOTES:**

1. P – programmed. U – unprogrammed.


2. Any other combination of the security bits is not defined.

80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP  
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high  
speed (30/33 MHz)

P87C51RA2/RB2/RC2/RD2

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1




DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT129-1	051G08	MO-015	SC-511-40			95-01-14 99-12-27