



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, MMC, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	132K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f205ret6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 84.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline	158
Figure 85.	LQFP144 - 144-pin,20 x 20 mm low-profile quad flat package	
	recommended footprint	160
Figure 86.	LQFP144 marking (package top view)	161
Figure 87.	LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package outline	162
Figure 88.	LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package	
U	recommended footprint	164
Figure 89.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch,	
U	ultra fine pitch ball grid array package outline	165
Figure 90.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball	
U	grid array package recommended footprint	166



Table 2. STM32F205xx features and peripheral counts (continued)

Peripherals	ST	STM32F205Rx			STM32F205Vx	STM32F205Zx		
Operating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C							
Operating temperatures	Junction temperature: -40 to + 125 °C							
Package	LQFP64	LQFP64 WLCSP64 +2	QFP6 4 4	FP64 CSP6 +2	LQFP100	LQFP144		

 For the LQFP100 package, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.

2. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.

On devices in WLCSP64+2 package, if IRROFF is set to V_{DD}, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

Peripherals			STM3	2F207Vx		STM32F207Zx				STM32F207lx			
Flash memory in	Flash memory in Kbytes		512	768	1024	256	512	768	1024	256	512	768	1024
System (SRAM in Kbytes (SRAM1+SRAM2)			128 (112+16)										
	Backup		4										
FSMC memory co	FSMC memory controller			Yes ⁽¹⁾									
Ethernet			Yes										
	General-purpose		10										
	Advanced-control	2											
Timers	Basic	2											
	IWDG					Yes							
	WWDG	Yes											
RTC		Yes											
Random number	generator							Ye	es				

Table 3. STM32F207xx features and peripheral counts



Figure 4. STM32F20x block diagram

1. The timers connected to APB2 are clocked from TIMxCLK up to 120 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 60 MHz.

2. The camera interface and Ethernet are available only in STM32F207xx devices.



in the 0 to 70 °C temperature range using an external power supply supervisor (see *Section 3.16*).

- V_{SSA}, V_{DDA} = 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock, 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Refer to Figure 19: Power supply scheme for more details.

3.15 Power supply supervisor

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry.

At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR threshold levels, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for an external reset circuit. On devices in WLCSP64+2 package, the BOR, POR and PDR features can be disabled by setting IRROFF pin to V_{DD} . In this mode an external power supply supervisor is required (see Section 3.16).

The devices also feature an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.16 Voltage regulator

The regulator has five operating modes:

- Regulator ON
 - Main regulator mode (MR)
 - Low-power regulator (LPR)
 - Power-down
- Regulator OFF
 - Regulator OFF/internal reset ON
 - Regulator OFF/internal reset OFF

3.16.1 Regulator ON

The regulator ON modes are activated by default on LQFP packages. On WLCSP64+2 package, they are activated by connecting both REGOFF and IRROFF pins to V_{SS}, while only REGOFF must be connected to V_{SS} on UFBGA176 package (IRROFF is not available).

 V_{DD} minimum value is 1.8 V.



3.20 Timers and watchdogs

The STM32F20x devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 5 compares the features of the advanced-control, general-purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary output	Max interface clock	Max timer clock
Advanced- control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	60 MHz	120 MHz
General	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes 4		No	30 MHz	60 MHz
purpose	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4 No		30 MHz	60 MHz
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	30 MHz	60 MHz
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	60 MHz	120 MHz
General	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	60 MHz	120 MHz
purpose	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	30 MHz	60 MHz
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	30 MHz	60 MHz

 Table 5. Timer feature comparison

3.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output



3.30 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S application. It allows to achieve error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I^2S sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

3.31 Digital camera interface (DCMI)

The camera interface is not available in STM32F205xx devices.

STM32F207xx products embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain up to 27 Mbyte/s at 27 MHz or 48 Mbyte/s at 48 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw Bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image

3.32 True random number generator (RNG)

All STM32F2xxx products embed a true RNG that delivers 32-bit random numbers produced by an integrated analog circuit.

3.33 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O alternate function configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

To provide fast I/O handling, the GPIOs are on the fast AHB1 bus with a clock up to 120 MHz that leads to a maximum I/O toggling speed of 60 MHz.



Pinouts and pin description



Figure 14.	STM32F20x L	_QFP176	pinout
------------	-------------	---------	--------

1. RFU means "reserved for future use". This pin can be tied to V_{DD} , V_{SS} or left unconnected.

2. The above figure shows the package top view.



		Pi	ns								
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Note	Alternate functions	Additional functions
38	F2	64	97	116	G15	PC7	I/O	FT	-	I2S3_MCK, TIM8_CH2, SDIO_D7, USART6_RX, DCMI_D1, TIM3_CH2, EVENTOUT	-
39	F3	65	98	117	G14	PC8	I/O	FT	-	TIM8_CH3,SDIO_D0, TIM3_CH3, USART6_CK, DCMI_D2, EVENTOUT	-
40	D1	66	99	118	F14	PC9	I/O	FT	-	I2S2_CKIN, I2S3_CKIN, MCO2, TIM8_CH4, SDIO_D1, I2C3_SDA, DCMI_D3, TIM3_CH4, EVENTOUT	-
41	E2	67	100	119	F15	PA8	I/O	FT	-	MCO1, USART1_CK, TIM1_CH1, I2C3_SCL, OTG_FS_SOF, EVENTOUT	-
42	E3	68	101	120	E15	PA9	I/O	FT	-	USART1_TX, TIM1_CH2, I2C3_SMBA, DCMI_D0, EVENTOUT	OTG_FS_ VBUS
43	D3	69	102	121	D15	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, OTG_FS_ID,DCMI_D1, EVENTOUT	-
44	D2	70	103	122	C15	PA11	I/O	FT	-	USART1_CTS, CAN1_RX, TIM1_CH4,OTG_FS_DM, EVENTOUT	-
45	C1	71	104	123	B15	PA12	I/O	FT	-	USART1_RTS, CAN1_TX, TIM1_ETR, OTG_FS_DP, EVENTOUT	-
46	В2	72	105	124	A15	PA13 (JTMS-SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
47	C2	73	106	125	F13	V _{CAP_2}	S	-	-	-	-
-	B1	74	107	126	F12	V _{SS}	S	-	-	-	
48	A8	75	108	127	G13	V _{DD}	S	-	-	-	-
-	-	-	-	128	E12	PH13	I/O	FT	-	TIM8_CH1N, CAN1_TX, EVENTOUT	-
-	-	-	-	129	E13	PH14	I/O	FT	-	TIM8_CH2N, DCMI_D4, EVENTOUT	-

Table 8. STM32F20x	pin and ball definition	s (continued)
		0 (0011011000)



		Pi	ns								
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	130	D13	PH15	I/O	FT	-	TIM8_CH3N, DCMI_D11, EVENTOUT	-
-	-	-	-	131	E14	PIO	I/O	FT	-	TIM5_CH4, SPI2_NSS, I2S2_WS, DCMI_D13, EVENTOUT	-
-	-	-	-	132	D14	PI1	I/O	FT	-	SPI2_SCK, I2S2_SCK, DCMI_D8, EVENTOUT	-
-	-	-	-	133	C14	PI2	I/O	FT	-	TIM8_CH4 ,SPI2_MISO, DCMI_D9, EVENTOUT	-
-	-	-	-	134	C13	PI3	I/O	FT	-	TIM8_ETR, SPI2_MOSI, I2S2_SD, DCMI_D10, EVENTOUT	-
-	-	-	-	135	D9	V _{SS}	S	-	-	-	-
-	I	-	-	136	C9	V _{DD}	S	-	I	-	-
49	A1	76	109	137	A14	PA14 (JTCK-SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
50	A2	77	110	138	A13	PA15 (JTDI)	I/O	FT	-	JTDI, SPI3_NSS, I2S3_WS,TIM2_CH1_ETR, SPI1_NSS, EVENTOUT	-
51	B3	78	111	139	B14	PC10	I/O	FT	-	SPI3_SCK, I2S3_SCK, UART4_TX, SDIO_D2, DCMI_D8, USART3_TX, EVENTOUT	-
52	C3	79	112	140	B13	PC11	I/O	FT	-	UART4_RX, SPI3_MISO, SDIO_D3, DCMI_D4,USART3_RX, EVENTOUT	-
53	A3	80	113	141	A12	PC12	I/O	FT	-	UART5_TX, SDIO_CK, DCMI_D9, SPI3_MOSI, I2S3_SD, USART3_CK, EVENTOUT	-
-	-	81	114	142	B12	PD0	I/O	FT	-	FSMC_D2,CAN1_RX, EVENTOUT	-
-	-	82	115	143	C12	PD1	I/O	FT	-	FSMC_D3, CAN1_TX, EVENTOUT	-

Table 8. STM32F20x pin and ball definitions (continued)



Disc	FSMC								
Pins	CF	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100				
PD13	-	A18	A18	-	Yes				
PD14	D0	D0	DA0	D0	Yes				
PD15	D1	D1	DA1	D1	Yes				
PG2	-	A12	-	-	-				
PG3	-	A13	-	-	-				
PG4	-	A14 -		-	-				
PG5	-	A15 -		-	-				
PG6	-			INT2	-				
PG7	-	-	-	INT3	-				
PD0	D2	D2	DA2	D2	Yes				
PD1	D3	D3	DA3	D3	Yes				
PD3	-	CLK	CLK	-	Yes				
PD4	NOE	NOE	NOE NOE		Yes				
PD5	NWE	NWE	NWE	NWE	Yes				
PD6	NWAIT	NWAIT	NWAIT	NWAIT	Yes				
PD7	-	NE1	NE1	NCE2	Yes				
PG9	-	NE2	NE2	NCE3	-				
PG10	NCE4_1	NE3	NE3	-	-				
PG11	NCE4_2	-	-	-	-				
PG12	-	NE4	NE4	-	-				
PG13	-	A24	A24	-	-				
PG14	-	A25	A25	-	-				
PB7	-	NADV	NADV	-	Yes				
PE0	-	NBL0	NBL0	-	Yes				
PE1	-	NBL1	NBL1	-	Yes				

Table 9. FSMC pin definition (continued)



	Peripheral ⁽¹⁾	Typical consumption at 25 °C	Unit
	SDIO	0.69	
APB2	TIM1	1.06	
	TIM8	1.03	
	TIM9	0.58	
	TIM10	0.37	
	TIM11	0.39	m۸
	ADC1 ⁽⁴⁾	2.13	ША
	ADC2 ⁽⁴⁾	2.04	
	ADC3 ⁽⁴⁾	2.12	
	SPI1	1.20	
	USART1	0.38	
	USART6	0.37	

Table 26.	Peripheral	current	consump	tion	(continued))

1. External clock is 25 MHz (HSE oscillator with 25 MHz crystal) and PLL is on.

2. EN1 bit is set in DAC_CR register.

3. EN2 bit is set in DAC_CR register.

4. $f_{ADC} = f_{PCLK2}/2$, ADON bit set in ADC_CR2 register.

6.3.7 Wakeup time from low-power mode

The wakeup times given in *Table 27* is measured on a wakeup phase with a 16 MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽¹⁾	Unit	
t _{WUSLEEP} (2)	Wakeup from Sleep mode	-	1	-	μs	
	Wakeup from Stop mode (regulator in Run mode)	-	13	-		
twustop ⁽²⁾	Wakeup from Stop mode (regulator in low-power mode)		17	40	us	
WUSTOP	Wakeup from Stop mode (regulator in low-power mode and Flash memory in Deep power down mode)	-	110	-		
t _{WUSTDBY} ⁽²⁾⁽³⁾	Wakeup from Standby mode	260	375	480	μs	

1. Guaranteed by characterization results, not tested in production.

2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.

3. $t_{WUSTDBY}$ minimum and maximum values are given at 105 °C and -45 °C, respectively.



Symbol	Parameter	Min	Тур	Мах	Unit	Comments
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
t _{wakeup} (4)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ ⁽²⁾	Power supply rejection ratio (to V _{DDA}) (static DC measurement)	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

 Table 68. DAC characteristics (continued)

 On devices in WLCSP64+2 package, if IRROFF is set to V_{DD}, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see <u>Section 3.16</u>).

2. Guaranteed by design, not tested in production.

3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.

4. Guaranteed by characterization results, not tested in production.





1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly, without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.22 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	-	2.5	-	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C	-	0.76	-	V
t _{START} ⁽²⁾	Startup time	-	6	10	μs
T _{S_temp} ⁽²⁾	ADC sampling time when reading the temperature (1 °C accuracy)		-	-	μs

1. Guaranteed by characterization results, not tested in production.

2. Guaranteed by design, not tested in production.



		(*******		
Symbol	Parameter		Мах	Unit
t _{su(ADV-CLKH)}	FSMC_A/D[15:0] valid data before FSMC_CLK high	5	-	ns
t _{h(CLKH-ADV)}	FSMC_A/D[15:0] valid data after FSMC_CLK high	0	-	ns

Table 76. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

1. C_L = 30 pF.

2. Guaranteed by characterization results, not tested in production.



Figure 62. Synchronous multiplexed PSRAM write timings

Table 77. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Мах	Unit
t _{w(CLK)}	FSMC_CLK period	2T _{HCLK} - 1	-	ns
t _{d(CLKL-NExL)}	FSMC_CLK low to FSMC_NEx low (x=02)	-	0	ns
t _{d(CLKL-NExH)}	FSMC_CLK low to FSMC_NEx high (x= 02)	2	-	ns
t _{d(CLKL-NADVL)}	FSMC_CLK low to FSMC_NADV low	-	2	ns
t _{d(CLKL-NADVH)}	FSMC_CLK low to FSMC_NADV high	3	-	ns
t _{d(CLKL-AV)}	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t _{d(CLKL-AIV)}	FSMC_CLK low to FSMC_Ax invalid (x=1625)	7	-	ns

DocID15818 Rev 13





Figure 70. PC Card/CompactFlash controller waveforms for I/O space write access

Table 80. Switching characteristics for PC Card/CF read and write cycles in attribute/common space⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{v(NCEx-A)}	FSMC_Ncex low to FSMC_Ay valid	-	0	ns
t _{h(NCEx_AI)}	FSMC_NCEx high to FSMC_Ax invalid	4	-	ns
t _{d(NREG-NCEx)}	FSMC_NCEx low to FSMC_NREG valid	-	3.5	ns
t _{h(NCEx-NREG)}	FSMC_NCEx high to FSMC_NREG invalid	T _{HCLK} + 4	-	ns
t _{d(NCEx-NWE)}	FSMC_NCEx low to FSMC_NWE low	-	5T _{HCLK} + 1	ns
t _{d(NCEx-NOE)}	FSMC_NCEx low to FSMC_NOE low	-	5T _{HCLK}	ns
t _{w(NOE)}	FSMC_NOE low width	8T _{HCLK} - 0.5	8T _{HCLK} + 1	ns
t _{d(NOE_NCEx)}	FSMC_NOE high to FSMC_NCEx high	5T _{HCLK} + 2.5	-	ns
t _{su (D-NOE)}	FSMC_D[15:0] valid data before FSMC_NOE high	4	-	ns
t _{h (N0E-D)}	FSMC_N0E high to FSMC_D[15:0] invalid	2	-	ns
t _{w(NWE)}	FSMC_NWE low width	8T _{HCLK} - 1	8T _{HCLK} + 4	ns
t _{d(NWE_NCEx})	FSMC_NWE high to FSMC_NCEx high	5T _{HCLK} + 1.5	-	ns
t _{d(NCEx-NWE)}	FSMC_NCEx low to FSMC_NWE low	-	5HCLK+ 1	ns
t _{v (NWE} -D)	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
t _{h (NWE} -D)	FSMC_NWE high to FSMC_D[15:0] invalid	8T _{HCLK}	-	ns
t _{d (D-NWE)}	FSMC_D[15:0] valid before FSMC_NWE high	13T _{HCLK}	-	ns

1. C_L = 30 pF.

2. Guaranteed by characterization results, not tested in production.



Symbol	Parameter	Min	Max	Unit
t _{w(NWE)}	FSMC_NWE low width	4T _{HCLK} - 1	4T _{HCLK} + 3	ns
t _{v(NWE-D)}	FSMC_NWE low to FSMC_D[15-0] valid	-	0	ns
t _{h(NWE-D)}	FSMC_NWE high to FSMC_D[15-0] invalid	3T _{HCLK}	-	ns
t _{d(D-NWE)}	FSMC_D[15-0] valid before FSMC_NWE high	5T _{HCLK}	-	ns
t _{d(ALE-NWE)}	FSMC_ALE valid before FSMC_NWE low	-	3T _{HCLK} + 2	ns
t _{h(NWE-ALE)}	FSMC_NWE high to FSMC_ALE invalid	3T _{HCLK} - 2	_	ns

 Table 83. Switching characteristics for NAND Flash write cycles⁽¹⁾⁽²⁾

1. C_L = 30 pF.

2. Guaranteed by characterization results, not tested in production.

6.3.26 Camera interface (DCMI) timing specifications

Symbol	Parameter	Conditions	Min	Мах
-	Frequency ratio DCMI_PIXCLK/f _{HCLK}	DCMI_PIXCLK= 48 MHz	-	0.4

6.3.27 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in *Table 85* are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 14*.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (D[7:0], CMD, CK).

Figure 75. SDIO high-speed mode





Cumhal		millimeters			inches ⁽¹⁾	∍s ⁽¹⁾	
Symbol	Min	Тур	Мах	Min	Тур	Мах	
С	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
К	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
ССС	-	-	0.080	-	-	0.0031	

Table 87. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flatpackage mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.





Figure 85. LQFP144 - 144-pin,20 x 20 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.



Date	Revision	Changes		
		Changed datasheet status to "Full Datasheet".		
22-Apr-2011		Introduced concept of SRAM1 and SRAM2.		
	6	LQFP176 package now in production and offered only for 256 Kbyte and 1 Mbyte devices. Availability of WLCSP64+2 package limited to 512 Kbyte and 1 Mbyte devices.		
		Updated Figure 3: Compatible board design between STM32F10xx and STM32F2xx for LQFP144 package and Figure 2: Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package.		
		Added camera interface for STM32F207Vx devices in <i>Table 2:</i> STM32F205xx features and peripheral counts.		
		Removed 16 MHz internal RC oscillator accuracy in Section 3.12: Clocks and startup.		
		Updated Section 3.16: Voltage regulator.		
		Modified I ² S sampling frequency range in <i>Section 3.12: Clocks and startup</i> , <i>Section 3.24: Inter-integrated sound (I2S)</i> , and <i>Section 3.30: Audio PLL (PLLI2S)</i> .		
		Updated Section 3.17: Real-time clock (RTC), backup SRAM and backup registers and description of TIM2 and TIM5 in Section 3.20.2: General-purpose timers (TIMx).		
		Modified maximum baud rate (oversampling by 16) for USART1 in <i>Table 6: USART feature comparison</i> .		
		Updated note related to RFU pin below <i>Figure</i> 12: STM32F20x LQFP100 pinout, Figure 13: STM32F20x LQFP144 pinout, Figure 14: STM32F20x LQFP176 pinout, Figure 15: STM32F20x UFBGA176 ballout, and Table 8: STM32F20x pin and ball definitions.		
		In <i>Table 8: STM32F20x pin and ball definitions</i> ,:changed I2S2_CK and I2S3_CK to I2S2_SCK and I2S3_SCK, respectively; added PA15 and TT (3.6 V tolerant I/O).		
		Added RTC_50Hz as PB15 alternate function in <i>Table 8: STM32F20x</i> pin and ball definitions and <i>Table 10: Alternate function mapping</i> .		
		Removed ETH _RMII_TX_CLK for PC3/AF11 in <i>Table 10: Alternate function mapping</i> .		
		Updated Table 11: Voltage characteristics and Table 12: Current characteristics.		
		T _{STG} updated to –65 to +150 in <i>Table 13: Thermal characteristics</i> .		
		Added CEXT, ESL, and ESR in <i>Table 14: General operating conditions</i> as well as <i>Section 6.3.2: VCAP1/VCAP2 external capacitor</i> .		
		Modified Note 4 in Table 15: Limitations depending on the operating power supply range.		
		Updated Table 17: Operating conditions at power-up / power-down (regulator ON), and Table 18: Operating conditions at power-up / power-down (regulator OFF).		
		Added OSC_OUT pin in <i>Figure 17: Pin loading conditions</i> . and <i>Figure 18: Pin input voltage</i> .		
		Updated <i>Figure 19: Power supply scheme</i> to add IRROFF and REGOFF pins and modified notes.		
		Updated V _{PVD} , V _{BOR1} , V _{BOR2} , V _{BOR3} , T _{RSTTEMPO} typical value, and I _{RUSH} , added E _{RUSH} and <i>Note 2</i> in <i>Table 19: Embedded reset and power control block characteristics</i> .		

Table 97.	Document	revision	history	(continued)
-----------	----------	----------	---------	-------------



Date	Revision	Changes		
Date	Pevision 9 (continued)	Changes Removed support of I2C for OTG PHY in Section 3.29: Universal serial bus on-the-go high-speed (OTG_HS). Removed OTG_HS_SCL, OTG_HS_SDA, OTG_FS_INTN in Table 8: STM32F20x pin and ball definitions and Table 10: Alternate function mapping. Renamed PH10 alternate function into TIM5_CH1 in Table 10: Alternate function mapping. Added Table 9: FSMC pin definition. Updated Note 1 in Table 14: General operating conditions, Note 2 in Table 15: Limitations depending on the operating power supply range, and Note 1 below Figure 21: Number of wait states versus fCPU and VDD range. Updated VpOR/PDR in Table 19: Embedded reset and power control block characteristics. Updated typical values in Table 24: Typical and maximum current consumptions in VBAT mode. Updated Table 30: HSE 4-26 MHz oscillator characteristics and Table 31: LSE oscillator characteristics (ILSE = 32.768 kHz). Updated Table 37: Flash memory characteristics, Table 38: Flash memory programming, and Table 39: Flash memory programming with VPP. Updated Note 3 and removed note related to minimum hold time value in Table 52: 12C characteristics. Updated Note 1, C _{ADC} , I _{VREF+} , and I _{VDDA} in Table 66: ADC characteristics. Updated Note 1 in Table 67: ADC accuracy. Updated Note 1 in Table 66: DAC characteristics. Updated Note 1 in Table 66: DAC characteristics. Updated Table 64: Dynamics characteristics: Ethernet MAC signals for RMII.		

Table 97. Document revision history (continued)



Date	Revision	Changes		
		Changed minimum supply voltage from 1.65 to 1.8 V.		
		Updated number of AHB buses in <i>Section 2: Description</i> and <i>Section 3.12: Clocks and startup</i> .		
		Removed Figure 4. Compatible board design between STM32F10xx and STM32F2xx for LQFP176 package.		
		Updated Note 2 below Figure 4: STM32F20x block diagram.		
		Changed System memory to System memory + OTP in <i>Figure 16: Memory map</i> .		
		Added Note 1 below Table 16: VCAP1/VCAP2 operating conditions.		
		Updated V _{DDA} and V _{REF+} decouping capacitor in <i>Figure 19: Power supply scheme</i> and updated <i>Note 3</i> .		
		Changed simplex mode into half-duplex mode in <i>Section 3.24: Inter-integrated sound (I2S)</i> .		
		Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, respectively.Changed TIM2_CH1/TIM2_ETR into TIM2_CH1_ETR for PA0 and PA5 in <i>Table 10: Alternate function</i>		
		Updated note applying to I _{DD} (external clock and all peripheral disabled) in Table 21: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled). Updated Note 3 below Table 22: Typical and		
	10	maximum current consumption in Sleep mode.		
29-Oct-2012		Removed f _{HSE_ext} typical value in <i>Table 28: High-speed external user clock characteristics</i> .		
		Updated master I2S clock jitter conditions and vlaues in <i>Table 35: PLLI2S (audio PLL) characteristics</i> .		
		Updated equations in Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics.		
		Swapped TTL and CMOS port conditions for V _{OL} and V _{OH} in <i>Table 47: Output voltage characteristics</i> .		
		Updated $V_{IL(NRST)}$ and $V_{IH(NRST)}$ in <i>Table 49: NRST pin characteristics</i> . Updated <i>Table 54: SPI characteristics</i> and <i>Table 55: I2S characteristics</i> . Removed note 1 related to measurement points below <i>Figure 43: SPI timing diagram - slave mode and CPHA = 1, Figure 44: SPI timing diagram - master mode</i> , and <i>Figure 45: I2S slave timing diagram (Philips protocol)(1)</i> .		
		Updated t _{HC} in <i>Table 61: ULPI timing</i> .		
		Updated Figure 49: Ethernet SMI timing diagram, Table 63: Dynamics characteristics: Ethernet MAC signals for SMI and Table 65: Dynamics characteristics: Ethernet MAC signals for MII.		
		Update f _{TRIG} in Table 66: ADC characteristics.		
		Updated I _{DDA} description in <i>Table 68: DAC characteristics</i> .		
		Updated note below <i>Figure 54: Power supply and reference decoupling</i> (<i>VREF+ not connected to VDDA</i>) and <i>Figure 55: Power supply and reference decoupling</i> (<i>VREF+ connected to VDDA</i>).		

Table 97	Document	revision	history	(continued)
----------	----------	----------	---------	-------------

