



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 120MHz |
| Connectivity | CANbus, I²C, IrDA, LINbus, MMC, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT |
| Number of I/O | 51 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 132K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 16x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-UFBGA, WLCSP |
| Supplier Device Package | 64-WLCSP |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f205rey6tr |

Contents


| | | |
|----------|--|-----------|
| 1 | Introduction | 12 |
| 2 | Description | 13 |
| 2.1 | Full compatibility throughout the family | 17 |
| 3 | Functional overview | 20 |
| 3.1 | ARM® Cortex®-M3 core with embedded Flash and SRAM | 20 |
| 3.2 | Adaptive real-time memory accelerator (ART Accelerator™) | 20 |
| 3.3 | Memory protection unit | 20 |
| 3.4 | Embedded Flash memory | 21 |
| 3.5 | CRC (cyclic redundancy check) calculation unit | 21 |
| 3.6 | Embedded SRAM | 21 |
| 3.7 | Multi-AHB bus matrix | 21 |
| 3.8 | DMA controller (DMA) | 22 |
| 3.9 | Flexible static memory controller (FSMC) | 23 |
| 3.10 | Nested vectored interrupt controller (NVIC) | 23 |
| 3.11 | External interrupt/event controller (EXTI) | 24 |
| 3.12 | Clocks and startup | 24 |
| 3.13 | Boot modes | 24 |
| 3.14 | Power supply schemes | 24 |
| 3.15 | Power supply supervisor | 25 |
| 3.16 | Voltage regulator | 25 |
| 3.16.1 | Regulator ON | 25 |
| 3.16.2 | Regulator OFF | 26 |
| 3.16.3 | Regulator ON/OFF and internal reset ON/OFF availability | 30 |
| 3.17 | Real-time clock (RTC), backup SRAM and backup registers | 30 |
| 3.18 | Low-power modes | 31 |
| 3.19 | V _{BAT} operation | 31 |
| 3.20 | Timers and watchdogs | 32 |
| 3.20.1 | Advanced-control timers (TIM1, TIM8) | 32 |
| 3.20.2 | General-purpose timers (TIMx) | 33 |
| 3.20.3 | Basic timers TIM6 and TIM7 | 33 |

| | | |
|----------|---|------------|
| 7.4 | LQFP144 package information | 158 |
| 7.5 | LQFP176 package information | 162 |
| 7.6 | UFBGA176+25 package information | 165 |
| 7.7 | Thermal characteristics | 167 |
| 8 | Part numbering | 168 |
| 9 | Revision history | 169 |

List of figures


| | | |
|------------|--|----|
| Figure 1. | Compatible board design between STM32F10xx and STM32F2xx for LQFP64 package..... | 17 |
| Figure 2. | Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package..... | 18 |
| Figure 3. | Compatible board design between STM32F10xx and STM32F2xx for LQFP144 package..... | 18 |
| Figure 4. | STM32F20x block diagram..... | 19 |
| Figure 5. | Multi-AHB matrix..... | 22 |
| Figure 6. | Regulator OFF/internal reset ON | 27 |
| Figure 7. | Regulator OFF/internal reset OFF | 28 |
| Figure 8. | Startup in regulator OFF: slow V _{DD} slope - power-down reset risen after V _{CAP_1} /V _{CAP_2} stabilization | 29 |
| Figure 9. | Startup in regulator OFF: fast V _{DD} slope - power-down reset risen before V _{CAP_1} /V _{CAP_2} stabilization | 29 |
| Figure 10. | STM32F20x LQFP64 pinout..... | 41 |
| Figure 11. | STM32F20x WLCSP64+2 ballout..... | 41 |
| Figure 12. | STM32F20x LQFP100 pinout..... | 42 |
| Figure 13. | STM32F20x LQFP144 pinout..... | 43 |
| Figure 14. | STM32F20x LQFP176 pinout..... | 44 |
| Figure 15. | STM32F20x UFBGA176 ballout..... | 45 |
| Figure 16. | Memory map..... | 67 |
| Figure 17. | Pin loading conditions..... | 68 |
| Figure 18. | Pin input voltage | 68 |
| Figure 19. | Power supply scheme | 69 |
| Figure 20. | Current consumption measurement scheme | 70 |
| Figure 21. | Number of wait states versus f _{CPU} and V _{DD} range..... | 74 |
| Figure 22. | External capacitor C _{EXT} | 74 |
| Figure 23. | Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals ON | 80 |
| Figure 24. | Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals OFF | 80 |
| Figure 25. | Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals ON | 81 |
| Figure 26. | Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals OFF | 81 |
| Figure 27. | Typical current consumption vs. temperature in Sleep mode, peripherals ON | 83 |
| Figure 28. | Typical current consumption vs. temperature in Sleep mode, peripherals OFF | 83 |
| Figure 29. | Typical current consumption vs. temperature in Stop mode..... | 84 |
| Figure 30. | High-speed external clock source AC timing diagram | 90 |
| Figure 31. | Low-speed external clock source AC timing diagram | 90 |
| Figure 32. | Typical application with an 8 MHz crystal | 91 |
| Figure 33. | Typical application with a 32.768 kHz crystal | 92 |
| Figure 34. | ACC _{HSI} versus temperature | 93 |
| Figure 35. | ACC _{LSI} versus temperature | 94 |
| Figure 36. | PLL output clock waveforms in center spread mode | 98 |
| Figure 37. | PLL output clock waveforms in down spread mode | 98 |

**Figure 8. Startup in regulator OFF: slow V_{DD} slope
- power-down reset risen after V_{CAP_1}/V_{CAP_2} stabilization**



1. This figure is valid both whatever the internal reset mode (ON or OFF).

**Figure 9. Startup in regulator OFF: fast V_{DD} slope
- power-down reset risen before V_{CAP_1}/V_{CAP_2} stabilization**



3.30 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S application. It allows to achieve error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I²S sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I²S flow with an external PLL (or Codec output).

3.31 Digital camera interface (DCMI)

The camera interface is not available in STM32F205xx devices.

STM32F207xx products embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain up to 27 Mbyte/s at 27 MHz or 48 Mbyte/s at 48 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw Bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image

3.32 True random number generator (RNG)

All STM32F2xxx products embed a true RNG that delivers 32-bit random numbers produced by an integrated analog circuit.

3.33 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O alternate function configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

To provide fast I/O handling, the GPIOs are on the fast AHB1 bus with a clock up to 120 MHz that leads to a maximum I/O toggling speed of 60 MHz.

3.37 Serial wire JTAG debug port (SWJ-DP)


The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.38 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F20x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

Figure 13. STM32F20x LQFP144 pinout



1. RFU means "reserved for future use". This pin can be tied to V_{DD}, V_{SS} or left unconnected.
 2. The above figure shows the package top view.

Table 8. STM32F20x pin and ball definitions (continued)

| Pins | | | | | | | Pin name (function after reset) ⁽¹⁾ | Pin type | I/O structure | Note | Alternate functions | Additional functions |
|--------|------------|---------|---------|---------|----------|--|--|----------|---------------|------|--|-------------------------|
| LQFP64 | WL-CSP64+2 | LQFP100 | LQFP144 | LQFP176 | UFBGA176 | | | | | | | |
| 38 | F2 | 64 | 97 | 116 | G15 | | PC7 | I/O | FT | - | I2S3_MCK, TIM8_CH2, SDIO_D7, USART6_RX, DCMI_D1, TIM3_CH2, EVENTOUT | - |
| 39 | F3 | 65 | 98 | 117 | G14 | | PC8 | I/O | FT | - | TIM8_CH3, SDIO_D0, TIM3_CH3, USART6_CK, DCMI_D2, EVENTOUT | - |
| 40 | D1 | 66 | 99 | 118 | F14 | | PC9 | I/O | FT | - | I2S2_CKIN, I2S3_CKIN, MCO2, TIM8_CH4, SDIO_D1, I2C3_SDA, DCMI_D3, TIM3_CH4, EVENTOUT | - |
| 41 | E2 | 67 | 100 | 119 | F15 | | PA8 | I/O | FT | - | MCO1, USART1_CK, TIM1_CH1, I2C3_SCL, OTG_FS_SOF, EVENTOUT | - |
| 42 | E3 | 68 | 101 | 120 | E15 | | PA9 | I/O | FT | - | USART1_TX, TIM1_CH2, I2C3_SMBA, DCMI_D0, EVENTOUT | OTG_FS_VBUS |
| 43 | D3 | 69 | 102 | 121 | D15 | | PA10 | I/O | FT | - | USART1_RX, TIM1_CH3, OTG_FS_ID, DCMI_D1, EVENTOUT | - |
| 44 | D2 | 70 | 103 | 122 | C15 | | PA11 | I/O | FT | - | USART1_CTS, CAN1_RX, TIM1_CH4, OTG_FS_DM, EVENTOUT | - |
| 45 | C1 | 71 | 104 | 123 | B15 | | PA12 | I/O | FT | - | USART1_RTS, CAN1_TX, TIM1_ETR, OTG_FS_DP, EVENTOUT | - |
| 46 | B2 | 72 | 105 | 124 | A15 | | PA13 (JTMS-SWDIO) | I/O | FT | - | JTMS-SWDIO, EVENTOUT | - |
| 47 | C2 | 73 | 106 | 125 | F13 | | V _{CAP_2} | S | - | - | - | - |
| - | B1 | 74 | 107 | 126 | F12 | | V _{SS} | S | - | - | - | - |
| 48 | A8 | 75 | 108 | 127 | G13 | | V _{DD} | S | - | - | - | - |
| - | - | - | - | 128 | E12 | | PH13 | I/O | FT | - | TIM8_CH1N, CAN1_TX, EVENTOUT | - |
| - | - | - | - | 129 | E13 | | PH14 | I/O | FT | - | TIM8_CH2N, DCMI_D4, EVENTOUT | - |

6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T_A .

Table 17. Operating conditions at power-up / power-down (regulator ON)

| Symbol | Parameter | Min | Max | Unit |
|-----------|-------------------------|-----|----------|------------------------|
| t_{VDD} | V_{DD} rise time rate | 20 | ∞ | $\mu\text{s}/\text{V}$ |
| | V_{DD} fall time rate | 20 | ∞ | |


6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T_A .

Table 18. Operating conditions at power-up / power-down (regulator OFF)


| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------|--|------------|-----|----------|------------------------|
| t_{VDD} | V_{DD} rise time rate | Power-up | 20 | ∞ | $\mu\text{s}/\text{V}$ |
| | V_{DD} fall time rate | Power-down | 20 | ∞ | |
| t_{VCAP} | V_{CAP_1} and V_{CAP_2} rise time rate | Power-up | 20 | ∞ | $\mu\text{s}/\text{V}$ |
| | V_{CAP_1} and V_{CAP_2} fall time rate | Power-down | 20 | ∞ | |

Figure 27. Typical current consumption vs. temperature in Sleep mode, peripherals ON




MS19018V1

Figure 28. Typical current consumption vs. temperature in Sleep mode, peripherals OFF



MS19019V1

Figure 35. ACC_{LSI} versus temperature

MS19013V1

6.3.10 PLL characteristics

The parameters given in [Table 34](#) and [Table 35](#) are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in [Table 14](#).

Table 34. Main PLL characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------------|------------------------------------|--------------------|---------------------|-----|---------------------|------|
| f _{PLL_IN} | PLL input clock ⁽¹⁾ | - | 0.95 ⁽²⁾ | 1 | 2.10 ⁽²⁾ | MHz |
| f _{PLL_OUT} | PLL multiplier output clock | - | 24 | - | 120 | MHz |
| f _{PLL48_OUT} | 48 MHz PLL multiplier output clock | - | - | - | 48 | MHz |
| f _{VCO_OUT} | PLL VCO output | - | 192 | - | 432 | MHz |
| t _{LOCK} | PLL lock time | VCO freq = 192 MHz | 75 | - | 200 | μs |
| | | VCO freq = 432 MHz | 100 | - | 300 | |

Table 34. Main PLL characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit | |
|--------------------------------------|---|--|--------------|-----|--------------|------|--|
| Jitter ⁽³⁾ | Cycle-to-cycle jitter | System clock 120 MHz | RMS | - | 25 | - | |
| | | | peak to peak | - | ± 150 | - | |
| | Period Jitter | | RMS | - | 15 | - | |
| | | | peak to peak | - | ± 200 | - | |
| | Main clock output (MCO) for RMII Ethernet | Cycle to cycle at 50 MHz on 1000 samples | - | 32 | - | ps | |
| | Main clock output (MCO) for MII Ethernet | Cycle to cycle at 25 MHz on 1000 samples | - | 40 | - | | |
| | Bit Time CAN jitter | Cycle to cycle at 1 MHz on 1000 samples | - | 330 | - | | |
| I _{DD(PLL)} ⁽⁴⁾ | PLL power consumption on VDD | VCO freq = 192 MHz VCO freq = 432 MHz | 0.15 0.45 | - | 0.40 0.75 | mA | |
| I _{DDA(PLL)} ⁽⁴⁾ | PLL power consumption on VDDA | VCO freq = 192 MHz VCO freq = 432 MHz | 0.30 0.55 | - | 0.40 0.85 | mA | |

- Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.
- Guaranteed by design, not tested in production.
- The use of 2 PLLs in parallel could degrade the Jitter up to +30%.
- Guaranteed by characterization results, not tested in production.

Table 35. PLLI2S (audio PLL) characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------|-----------------------------------|--------------------|---------------------|-----|---------------------|---------|
| f _{PLLI2S_IN} | PLLI2S input clock ⁽¹⁾ | - | 0.95 ⁽²⁾ | 1 | 2.10 ⁽²⁾ | MHz |
| f _{PLLI2S_OUT} | PLLI2S multiplier output clock | - | - | - | 216 | MHz |
| f _{VCO_OUT} | PLLI2S VCO output | - | 192 | - | 432 | MHz |
| t _{LOCK} | PLLI2S lock time | VCO freq = 192 MHz | 75 | - | 200 | μ s |
| | | VCO freq = 432 MHz | 100 | - | 300 | |

6.3.18 TIM timer characteristics

The parameters given in [Table 50](#) and [Table 51](#) are guaranteed by design.

Refer to [Section 6.3.16: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 50. Characteristics of TIMx connected to the APB1 domain⁽¹⁾

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|------------------|---|--|--------|----------------------|---------------|--|
| $t_{res(TIM)}$ | Timer resolution time | AHB/APB1 prescaler distinct from 1, $f_{TIMxCLK} = 60$ MHz | 1 | - | $t_{TIMxCLK}$ | |
| | | | 16.7 | - | ns | |
| | | AHB/APB1 prescaler = 1, $f_{TIMxCLK} = 30$ MHz | 1 | - | $t_{TIMxCLK}$ | |
| | | | 33.3 | - | ns | |
| f_{EXT} | Timer external clock frequency on CH1 to CH4 | $f_{TIMxCLK}/2$ | 0 | $f_{TIMxCLK}/2$ | MHz | |
| | | | 0 | 30 | MHz | |
| Res_{TIM} | Timer resolution | $f_{TIMxCLK} = 60$ MHz $APB1 = 30$ MHz | - | 16/32 | bit | |
| $t_{COUNTER}$ | 16-bit counter clock period when internal clock is selected | | 1 | 65536 | $t_{TIMxCLK}$ | |
| | 32-bit counter clock period when internal clock is selected | | 0.0167 | 1092 | μs | |
| | | | 1 | - | $t_{TIMxCLK}$ | |
| | | | 0.0167 | 71582788 | μs | |
| t_{MAX_COUNT} | Maximum possible count | | - | 65536×65536 | $t_{TIMxCLK}$ | |
| | | | - | 71.6 | s | |

1. TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.

[Table 65](#) gives the list of Ethernet MAC signals for MII and [Figure 50](#) shows the corresponding timing diagram.

Figure 51. Ethernet MII timing diagram




Table 65. Dynamics characteristics: Ethernet MAC signals for MII

| Symbol | Rating | Min | Typ | Max | Unit |
|---------------|----------------------------------|-----|-----|-----|------|
| $t_{su(RXD)}$ | Receive data setup time | 7.5 | - | - | ns |
| $t_{ih(RXD)}$ | Receive data hold time | 1 | - | - | ns |
| $t_{su(DV)}$ | Data valid setup time | 4 | - | - | ns |
| $t_{ih(DV)}$ | Data valid hold time | 0 | - | - | ns |
| $t_{su(ER)}$ | Error setup time | 3.5 | - | - | ns |
| $t_{ih(ER)}$ | Error hold time | 0 | - | - | ns |
| $t_{d(TXEN)}$ | Transmit enable valid delay time | - | 11 | 14 | ns |
| $t_{d(TXD)}$ | Transmit data valid delay time | - | 11 | 14 | ns |

CAN (controller area network) interface

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CANTX and CANRX).

Table 79. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾ (continued)

| Symbol | Parameter | Min | Max | Unit |
|---------------------|---|-----|-----|------|
| $t_{d(CLKL-NADV)}$ | FSMC_CLK low to FSMC_NADV low | - | 5 | ns |
| $t_{d(CLKL-NADVH)}$ | FSMC_CLK low to FSMC_NADV high | 6 | - | ns |
| $t_{d(CLKL-AV)}$ | FSMC_CLK low to FSMC_Ax valid (x=16...25) | - | 0 | ns |
| $t_{d(CLKL-AIV)}$ | FSMC_CLK low to FSMC_Ax invalid (x=16...25) | 8 | - | ns |
| $t_{d(CLKL-NWEL)}$ | FSMC_CLK low to FSMC_NWE low | - | 1 | ns |
| $t_{d(CLKL-NWEH)}$ | FSMC_CLK low to FSMC_NWE high | 1 | - | ns |
| $t_{d(CLKL-Data)}$ | FSMC_D[15:0] valid data after FSMC_CLK low | - | 2 | ns |
| $t_{d(CLKL-NBLH)}$ | FSMC_CLK low to FSMC_NBL high | 2 | - | ns |

1. $C_L = 30 \text{ pF}$.


2. Guaranteed by characterization results, not tested in production.

PC Card/CompactFlash controller waveforms and timings

Figure 65 through *Figure 70* represent synchronous waveforms, with *Table 80* and *Table 81* providing the corresponding timings. The results shown in these table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime = 0x04;
- COM.FSMC_WaitSetupTime = 0x07;
- COM.FSMC_HoldSetupTime = 0x04;
- COM.FSMC_HiZSetupTime = 0x00;
- ATT.FSMC_SetupTime = 0x04;
- ATT.FSMC_WaitSetupTime = 0x07;
- ATT.FSMC_HoldSetupTime = 0x04;
- ATT.FSMC_HiZSetupTime = 0x00;
- IO.FSMC_SetupTime = 0x04;
- IO.FSMC_WaitSetupTime = 0x07;
- IO.FSMC_HoldSetupTime = 0x04;
- IO.FSMC_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

In all timing tables, the T_{HCLK} is the HCLK clock period.

Figure 70. PC Card/CompactFlash controller waveforms for I/O space write access**Table 80. Switching characteristics for PC Card/CF read and write cycles in attribute/common space⁽¹⁾⁽²⁾**

| Symbol | Parameter | Min | Max | Unit |
|-------------------------|--|--------------------------|------------------------|------|
| $t_v(\text{NCEx-A})$ | FSMC_Nce low to FSMC_Ay valid | - | 0 | ns |
| $t_h(\text{NCEx_AI})$ | FSMC_NCEx high to FSMC_Ax invalid | 4 | - | ns |
| $t_d(\text{NREG-NCEx})$ | FSMC_NCEx low to FSMC_NREG valid | - | 3.5 | ns |
| $t_h(\text{NCEx-NREG})$ | FSMC_NCEx high to FSMC_NREG invalid | $T_{\text{HCLK}} + 4$ | - | ns |
| $t_d(\text{NCEx-NWE})$ | FSMC_NCEx low to FSMC_NWE low | - | $5T_{\text{HCLK}} + 1$ | ns |
| $t_d(\text{NCEx-NOE})$ | FSMC_NCEx low to FSMC_NOE low | - | $5T_{\text{HCLK}}$ | ns |
| $t_w(\text{NOE})$ | FSMC_NOE low width | $8T_{\text{HCLK}} - 0.5$ | $8T_{\text{HCLK}} + 1$ | ns |
| $t_d(\text{NOE_NCEx})$ | FSMC_NOE high to FSMC_NCEx high | $5T_{\text{HCLK}} + 2.5$ | - | ns |
| $t_{su}(\text{D-NOE})$ | FSMC_D[15:0] valid data before FSMC_NOE high | 4 | - | ns |
| $t_h(\text{N0E-D})$ | FSMC_N0E high to FSMC_D[15:0] invalid | 2 | - | ns |
| $t_w(\text{NWE})$ | FSMC_NWE low width | $8T_{\text{HCLK}} - 1$ | $8T_{\text{HCLK}} + 4$ | ns |
| $t_d(\text{NWE_NCEx})$ | FSMC_NWE high to FSMC_NCEx high | $5T_{\text{HCLK}} + 1.5$ | - | ns |
| $t_d(\text{NCEx-NWE})$ | FSMC_NCEx low to FSMC_NWE low | - | $5T_{\text{HCLK}} + 1$ | ns |
| $t_v(\text{NWE-D})$ | FSMC_NWE low to FSMC_D[15:0] valid | - | 0 | ns |
| $t_h(\text{NWE-D})$ | FSMC_NWE high to FSMC_D[15:0] invalid | $8T_{\text{HCLK}}$ | - | ns |
| $t_d(\text{D-NWE})$ | FSMC_D[15:0] valid before FSMC_NWE high | $13T_{\text{HCLK}}$ | - | ns |

1. $C_L = 30 \text{ pF}$.


2. Guaranteed by characterization results, not tested in production.

Table 90. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|--------|--------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| D3 | - | 12.000 | - | - | 0.4724 | - |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12.000 | - | - | 0.4724 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | 0.0° | 3.5° | 7.0° | 0.0° | 3.5° | 7.0° |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 82. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

7.7 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/O}$ max represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 95. Package thermal characteristics

| Symbol | Parameter | Value | Unit |
|---------------|---|-------|------|
| Θ_{JA} | Thermal resistance junction-ambient LQFP 64 - 10 × 10 mm / 0.5 mm pitch | 45 | °C/W |
| | Thermal resistance junction-ambient WLCSP64+2 - 0.400 mm pitch | 51 | |
| | Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch | 46 | |
| | Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch | 40 | |
| | Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch | 38 | |
| | Thermal resistance junction-ambient UFBGA176 - 10× 10 mm / 0.5 mm pitch | 39 | |

Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

8 Part numbering

Table 96. Ordering information scheme

Example:

Device family

STM32 = ARM-based 32-bit microcontroller

Product type

F = general-purpose

Device subfamily

205 = STM32F20x, connectivity

207 = STM32F20x, connectivity, camera interface,
Ethernet

Pin count

R = 64 pins or 66 pins⁽¹⁾

V = 100 pins

Z = 144 pins

I = 176 pins

Flash memory size

B = 128 Kbytes of Flash memory

C = 256 Kbytes of Flash memory

E = 512 Kbytes of Flash memory

F = 768 Kbytes of Flash memory

G = 1024 Kbytes of Flash memory

Package

T = LQFP

H = UFBGA

Y = WLCSP

Temperature range

6 = Industrial temperature range, -40 to 85 °C.

7 = Industrial temperature range, -40 to 105 °C.

Software option

Internal code or Blank

Options

xxx = programmed parts

TR = tape and reel

1. The 66 pins is available on WLCSP package only.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 97. Document revision history (continued)

| Date | Revision | Changes |
|-------------|------------------|--|
| 13-Jul-2010 | 4 (continued) | <p>Added USB OTG_FS features in Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS).</p> <p>Updated V_{CAP_1} and V_{CAP_2} capacitor value to 2.2 μF in Figure 19: Power supply scheme.</p> <p>Removed DAC, modified ADC limitations, and updated I/O compensation for 1.8 to 2.1 V range in Table 15: Limitations depending on the operating power supply range.</p> <p>Added V_{BORL}, V_{BORM}, V_{BORH} and I_{RUSH} in Table 19: Embedded reset and power control block characteristics.</p> <p>Removed table Typical current consumption in Sleep mode with Flash memory in Deep power down mode. Merged typical and maximum current consumption sections and added Table 21: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled), Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM, Table 22: Typical and maximum current consumption in Sleep mode, Table 23: Typical and maximum current consumptions in Stop mode, Table 24: Typical and maximum current consumptions in Standby mode, and Table 25: Typical and maximum current consumptions in VBAT mode.</p> <p>Update Table 34: Main PLL characteristics and added Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics.</p> <p>Added Note 8 for CIO in Table 48: I/O AC characteristics.</p> <p>Updated Section 6.3.18: TIM timer characteristics.</p> <p>Added T_{NRST_OUT} in Table 49: NRST pin characteristics.</p> <p>Updated Table 52: I2C characteristics.</p> <p>Removed 8-bit data in and data out waveforms from Figure 48: ULPI timing diagram.</p> <p>Removed note related to ADC calibration in Table 67. Section 6.3.20: 12-bit ADC characteristics: ADC characteristics tables merged into one single table; tables ADC conversion time and ADC accuracy removed.</p> <p>Updated Table 68: DAC characteristics.</p> <p>Updated Section 6.3.22: Temperature sensor characteristics and Section 6.3.23: VBAT monitoring characteristics.</p> <p>Update Section 6.3.26: Camera interface (DCMI) timing specifications.</p> <p>Added Section 6.3.27: SD/SDIO MMC card host interface (SDIO) characteristics, and Section 6.3.28: RTC characteristics.</p> <p>Added Section 7.7: Thermal characteristics. Updated Table 91: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm package mechanical data and Figure 86: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline.</p> <p>Changed tape and reel code to TX in Table 96: Ordering information scheme.</p> <p>Added Table 101: Main applications versus package for STM32F2xxx microcontrollers. Updated figures in Appendix A.2: USB OTG full speed (FS) interface solutions and A.3: USB OTG high speed (HS) interface solutions. Updated Figure 94: Audio player solution using PLL, PLLI2S, USB and 1 crystal and Figure 95: Audio PLL (PLLI2S) providing accurate I2S clock.</p> |