



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, IrDA, LINbus, Memory Card, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	132K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	201-UFBGA
Supplier Device Package	176+25UFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f207igh6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of tables

Table 1.	Device summary	1
Table 2.	STM32F205xx features and peripheral counts	14
Table 3.	STM32F207xx features and peripheral counts	15
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	30
Table 5.	Timer feature comparison	32
Table 6.	USART feature comparison	35
Table 7.	Legend/abbreviations used in the pinout table	45
Table 8.	STM32F20x pin and ball definitions	46
Table 9.	FSMC pin definition	57
Table 10.	Alternate function mapping	60
Table 11.	Voltage characteristics	70
Table 12.	Current characteristics	71
Table 13.	Thermal characteristics	71
Table 14.	General operating conditions	71
Table 15.	Limitations depending on the operating power supply range	73
Table 16.	VCAP1/VCAP2 operating conditions	74
Table 17.	Operating conditions at power-up / power-down (regulator ON)	75
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	75
Table 19.	Embedded reset and power control block characteristics.	76
Table 20.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator enabled) or RAM	78
Table 21.	Typical and maximum current consumption in Run mode, code with data processing	-
	running from Flash memory (ART accelerator disabled).	79
Table 22.	Typical and maximum current consumption in Sleep mode	82
Table 23.	Typical and maximum current consumptions in Stop mode	. 84
Table 24.	Typical and maximum current consumptions in Standby mode	85
Table 25.	Typical and maximum current consumptions in $V_{PAT}$ mode	85
Table 26.	Peripheral current consumption	86
Table 27.	Low-power mode wakeup timinas	88
Table 28.	High-speed external user clock characteristics.	. 89
Table 29.	Low-speed external user clock characteristics	. 89
Table 30.	HSE 4-26 MHz oscillator characteristics	91
Table 31.	LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )	
Table 32.	HSI oscillator characteristics	. 92
Table 33.	LSI oscillator characteristics	. 93
Table 34.	Main PLL characteristics	. 94
Table 35.	PLU2S (audio PLL) characteristics	. 95
Table 36.	SSCG parameters constraint	. 97
Table 37.	Flash memory characteristics	. 99
Table 38	Flash memory programming	
Table 39.	Flash memory programming with $V_{PP}$	. 100
Table 40.	Flash memory endurance and data retention	. 100
Table 41	FMS characteristics	101
Table 42	EMI characteristics	. 102
Table 43	ESD absolute maximum ratings	. 102
Table 44	Electrical sensitivities	103
Table 45	I/O current injection susceptibility	103
Table 46	I/O static characteristics	. 104



# 2.1 Full compatibility throughout the family

The STM32F205xx and STM32F207xx constitute the STM32F20x family whose members are fully pin-to-pin, software and feature compatible, allowing the user to try different memory densities and peripherals for a greater degree of freedom during the development cycle.

The STM32F205xx and STM32F207xx devices maintain a close compatibility with the whole STM32F10xxx family. All functional pins are pin-to-pin compatible. The STM32F205xx and STM32F207xx, however, are not drop-in replacements for the STM32F10xxx devices: the two families do not have the same power scheme, and so their power pins are different. Nonetheless, transition from the STM32F10xxx to the STM32F20x family remains simple as only a few pins are impacted.

*Figure 1*, *Figure 2* and *Figure 3* provide compatible board designs between the STM32F20x and the STM32F10xxx family.



Figure 1. Compatible board design between STM32F10xx and STM32F2xx for LQFP64 package





Figure 4. STM32F20x block diagram

1. The timers connected to APB2 are clocked from TIMxCLK up to 120 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 60 MHz.

2. The camera interface and Ethernet are available only in STM32F207xx devices.





Figure 5. Multi-AHB matrix

# 3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They share some centralized FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.





Figure 7. Regulator OFF/internal reset OFF

The following conditions must be respected:

- V<sub>DD</sub> should always be higher than V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to avoid current injection between power domains (see *Figure 8*).
- PA0 should be kept low to cover both conditions: until  $V_{CAP_1}$  and  $V_{CAP_2}$  reach 1.08 V, and until  $V_{DD}$  reaches 1.7 V.
- NRST should be controlled by an external reset controller to keep the device under reset when V<sub>DD</sub> is below 1.7 V (see *Figure 9*).

In this mode, when the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry is disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V<sub>BAT</sub> functionality is no more available and V<sub>BAT</sub> pin should be connected to VDD.



If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The TIM1 and TIM8 counters can be frozen in debug mode. Many of the advanced-control timer features are shared with those of the standard TIMx timers which have the same architecture. The advanced-control timer can therefore work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

### 3.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F20x devices (see *Table 5* for differences).

### TIM2, TIM3, TIM4, TIM5

The STM32F20x include 4 full-featured general-purpose timers. TIM2 and TIM5 are 32-bit timers, and TIM3 and TIM4 are 16-bit timers. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

The counters of TIM2, TIM3, TIM4, TIM5 can be frozen in debug mode. Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

### TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

### TIM12, TIM13 and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13 and TIM14 feature one independent channel, whereas TIM12 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases.

### 3.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.



DocID15818 Rev 13

### 3.20.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

### 3.20.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.20.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

## 3.21 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to three I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support the Standard- and Fast-modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

# 3.22 Universal synchronous/asynchronous receiver transmitters (UARTs/USARTs)

The STM32F20x devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and two universal asynchronous receiver transmitters (UART4 and UART5).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 7.5 Mbit/s. The other available interfaces communicate at up to 3.75 Mbit/s.

USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

DocID15818 Rev 13



CAN is used). The 256 bytes of SRAM which are allocated for each CAN are not shared with any other peripheral.

# 3.28 Universal serial bus on-the-go full-speed (OTG\_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected
- Internal FS OTG PHY support

### 3.29 Universal serial bus on-the-go high-speed (OTG\_HS)

The STM32F20x devices embed a USB OTG high-speed (up to 480 Mb/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 1024× 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 6 bidirectional endpoints
- 12 host channels with periodic OUT support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected



		Pi	ins								
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	84	N12	PH7	I/O	FT	-	I2C3_SCL, ETH_MII_RXD3, EVENTOUT	-
-	-	-	-	85	M12	PH8	I/O	FT	-	I2C3_SDA, DCMI_HSYNC, EVENTOUT	-
-	-	-	-	86	M13	PH9	I/O	FT	-	I2C3_SMBA, TIM12_CH2, DCMI_D0, EVENTOUT	-
-	-	-	-	87	L13	PH10	I/O	FT	-	TIM5_CH1, DCMI_D1, EVENTOUT	-
-	-	-	-	88	L12	PH11	I/O	FT	-	TIM5_CH2, DCMI_D2, EVENTOUT	-
-	-	-	-	89	K12	PH12	I/O	FT	-	TIM5_CH3, DCMI_D3, EVENTOUT	-
-	-	-	-	90	H12	V <sub>SS</sub>	S	-	-	-	-
-	-	-	-	91	J12	V <sub>DD</sub>	S	-	-	-	-
33	J1	51	73	92	P12	PB12	I/O	FT	-	SPI2_NSS, I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN, CAN2_RX, OTG_HS_ULPI_D5, ETH_RMII_TXD0, ETH_MII_TXD0, OTG_HS_ID, EVENTOUT	-
34	H2	52	74	93	P13	PB13	I/O	FT	-	SPI2_SCK, I2S2_SCK, USART3_CTS, TIM1_CH1N, CAN2_TX, OTG_HS_ULPI_D6, ETH_RMII_TXD1, ETH_MII_TXD1, EVENTOUT	OTG_HS_ VBUS
35	H1	53	75	94	R14	PB14	I/O	FT	-	SPI2_MISO, TIM1_CH2N, TIM12_CH1, OTG_HS_DM USART3_RTS, TIM8_CH2N, EVENTOUT	-
36	G1	54	76	95	R15	PB15	I/O	FT	-	SPI2_MOSI, I2S2_SD, TIM1_CH3N, TIM8_CH3N, TIM12_CH2, OTG_HS_DP, RTC_50Hz, EVENTOUT	-
-	-	55	77	96	P15	PD8	I/O	FT	-	FSMC_D13, USART3_TX, EVENTOUT	-

Table 8. STM32F20x pin and ball definitions (continued)



Figure 16. Memory map





DocID15818 Rev 13

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>DD</sub>	Standard operating voltage	-	1.8 <sup>(1)</sup>	3.6		
V (2)	Analog operating voltage (ADC limited to 1 M samples)	Must be the same potential as $V = \begin{pmatrix} 3 \\ \end{pmatrix}$	1.8 <sup>(1)</sup>	3.6		
VDDA` ′	Analog operating voltage (ADC limited to 2 M samples)		2.4	3.6		
V <sub>BAT</sub>	Backup operating voltage	-	1.65	3.6	V	
V <sub>IN</sub>	Input voltage on BST and ET ning	$2 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-0.3	5.5		
	Input voltage on RST and FT plus	$1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2 \text{ V}$	-0.3	5.2		
	Input voltage on TTa pins	-	-0.3	V <sub>DD</sub> +0.3		
	Input voltage on BOOT0 pin	-	0	9		
V <sub>CAP1</sub>	Internal core voltage to be supplied		1 1	13		
V <sub>CAP2</sub>	externally in REGOFF mode	1.1	1.5			
		LQFP64		444		
		-	392			
р	Power dissipation at T₄ = 85 °C for	ver dissipation at $T_A = 85 \degree C$ for LQFP100			m\//	
۳D	suffix 6 or $T_A = 105 \text{ °C}$ for suffix 7 <sup>(4)</sup>	LQFP144	-	500	mvv	
		LQFP176	-	526		
		UFBGA176	-	513		
	Ambient temperature for 6 suffix	Maximum power dissipation	-40	85	°C	
т	version	Low-power dissipation <sup>(5)</sup>	-40	105		
IA	Ambient temperature for 7 suffix	Maximum power dissipation	-40	105	°C	
	version	Low-power dissipation <sup>(5)</sup>	-40	125	÷ل	
т.	lunction temperature range	6 suffix version	-40	105	°C	
TJ	Junction temperature range	7 suffix version	-40	125	C	

Table 14. General operating conditions (continued)

 On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

2. When the ADC is used, refer to *Table 66: ADC characteristics*.

3. It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.

4. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .

5. In low-power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .



### **On-chip peripheral current consumption**

The current consumption of the on-chip peripherals is given in *Table 26*. The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog inputs by firmware.
- All peripherals are disabled unless otherwise mentioned
  - The given value is calculated by measuring the current consumption
    - with all peripherals clocked off
    - with one peripheral clocked on (with only the clock applied)
- The code is running from Flash memory and the Flash memory access time is equal to 3 wait states at 120 MHz
- Prefetch and Cache ON
- When the peripherals are enabled, HCLK = 120MHz,  $f_{PCLK1}$  =  $f_{HCLK}/4,$  and  $f_{PCLK2}$  =  $f_{HCLK}/2$
- The typical values are obtained for V<sub>DD</sub> = 3.3 V and T<sub>A</sub>= 25 °C, unless otherwise specified.

Per	ipheral <sup>(1)</sup>	Typical consumption at 25 °C	Unit
	GPIO A	0.45	
	GPIO B	0.43	
	GPIO C	0.46	
	GPIO D	0.44	
	GPIO E	0.44	
	GPIO F	0.42	
	GPIO G	0.44	
	GPIO H	0.42	
AHB1	GPIO I	0.43	
	OTG_HS + ULPI	3.64	
	CRC	1.17	mA
	BKPSRAM	0.21	
	DMA1	2.76	
	DMA2	2.85	
	ETH_MAC + ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	2.99	
AHB2	OTG_FS	3.16	
	DCMI	0.60	
AHB3	FSMC	1.74	

Table 26. Peripheral current consumption



## 6.3.16 I/O port characteristics

### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 14: General operating conditions*.

All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	FT, TTa and NRST I/O	17/// 26//			0.35V <sub>DD</sub> -0.04 <sup>(1)</sup>	
	input low level voltage	1.7 v≤v <sub>DD</sub> ≤3.0 v	-	-	0.3V <sub>DD</sub> <sup>(2)</sup>	
V <sub>IL</sub>	ΒΟΟΤ0 Ι/Ο	1.75 V≤V <sub>DD</sub> ≤3.6 V, -40 °C≤T <sub>A</sub> ≤105 °C -		-	$0.1V_{}+0.1^{(1)}$	V
	input low level voltage	1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C	-	-	0.100010.144	
V <sub>IH</sub>	FT, TTa and NRST I/O	17\/<\/<36\/	0.45V <sub>DD</sub> +0.3 <sup>(1)</sup>	_	_	V
	input high level voltage <sup>(5)</sup>	1.7 V≤VDD <u>≤</u> 0.0 V	0.7V <sub>DD</sub> <sup>(2)</sup>	-	-	
	BOOT0 I/O	1.75 V≤V <sub>DD</sub> ≤3.6 V, –40 °C≤T <sub>A</sub> ≤105 °C	$0.17 (- + 0.7^{(1)})$		-	
	input high level voltage	1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C	0.17 VDD+0.7 V	-		
	FT, TTa and NRST I/O input hysteresis	1.7 V≤V <sub>DD</sub> ≤3.6 V	0.45V <sub>DD</sub> +0.3 <sup>(1)</sup>	-	-	
V <sub>HYS</sub>	BOOT0 I/O	1.75 V≤V <sub>DD</sub> ≤3.6 V, –40 °C≤T <sub>A</sub> ≤105 °C	10%V <sub>DDIO</sub> <sup>(1)(3)</sup>	-	-	V
	input hysteresis	1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C	100 <sup>(1)</sup>	-	-	
1	I/O input leakage current (4)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	
'lkg	I/O FT input leakage current (5)	$V_{IN} = 5 V$	-	-	3	μA

Table 46. I/O static characterist
-----------------------------------



### **Electrical characteristics**

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
01			$C_L$ = 50 pF, $V_{DD}$ > 2.70 V	-	-	25		
	f	Movimum froquopov <sup>(2)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	12.5		
	<sup>I</sup> max(IO)out		C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	50 <sup>(3)</sup>		
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	20		
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> >2.7 V	-	-	10		
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	20	20	
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	6	115	
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	10		
			C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	25		
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	20	MHz	
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	100 <sup>(3)</sup>		
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	50 <sup>(3)</sup>		
10	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	6	ns	
			C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	10		
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	4		
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-3	6		
			C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	100 <sup>(3)</sup>	MHz	
	£	Maximum fragman (2)	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	50 <sup>(3)</sup>		
	Imax(IO)out	maximum frequency.	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	120 <sup>(3)</sup>		
11			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	100 <sup>(3)</sup>		
11			C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	4		
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	6	ns	
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	2.5		
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	4		
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns	

Table 48. I/O AC characteristics <sup>(1)</sup> (	(continued)
---	-------------

 The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F20/21xxx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.

2. The maximum frequency is defined in *Figure 39*.

3. For maximum frequencies above 50 MHz and  $V_{\text{DD}}$  above 2.4 V, the compensation cell should be used.









### 6.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 66* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Power supply	-	1.8 <sup>(1)</sup>	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage	-	1.8 <sup>(1)(2)</sup>	-	V <sub>DDA</sub>	V
$\label{eq:symbol} \begin{split} \hline \textbf{Symbol} & \\ \hline \textbf{V}_{DDA} & \\ \hline \textbf{V}_{REF+} & \\ \hline \textbf{f}_{ADC} & \\ \hline \textbf{f}_{TRIG}^{(3)} & \\ \hline \textbf{V}_{AIN} & \\ \hline \textbf{R}_{AIN}^{(3)} & \\ \hline \textbf{R}_{ADC}^{(3)(5)} & \\ \hline \textbf{C}_{ADC}^{(3)} & \\ \hline \textbf{t}_{lat}^{(3)} & \\ \hline \textbf{t}_{latr}^{(3)} & \\ \hline \textbf{t}_{S}^{(3)} & \\ \hline \textbf{t}_{S}^$		$V_{DDA}$ = 1.8 <sup>(1)</sup> to 2.4 V	0.6	-	15	MHz
'ADC		V <sub>DDA</sub> = 2.4 to 3.6 V	0.6	-	30	MHz
$ \begin{array}{c c} f_{TRIG}^{(3)} & I \\ \hline V_{AIN} & (3) & I \\ \hline R_{AIN}^{(3)} & I \\ \hline R_{ADC}^{(3)(5)} & (3) \\ \hline C_{ADC}^{(3)} & I \\ \hline t_{lat}^{(3)} & I \\ \hline t_{lat$	External trigger frequency	f <sub>ADC</sub> = 30 MHz with 12-bit resolution	-	-	1764	kHz
		-	-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(4)</sup>	-	0 (V <sub>SSA</sub> or V <sub>REF-</sub> tied to ground)	-	$V_{REF}$ +	V
R <sub>AIN</sub> <sup>(3)</sup>	External input impedance	See <i>Equation 1</i> for details	-	-	50	kΩ
$R_{ADC}^{(3)(5)}$	Sampling switch resistance	-	1.5	-	6	kΩ
C <sub>ADC</sub> <sup>(3)</sup>	Internal sample and hold capacitor	-	-	4	-	pF
t <sub>lat</sub> <sup>(3)</sup>	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs
	latency	-	-	-	3 <sup>(6)</sup>	1/f <sub>ADC</sub>
t <sub>1-1</sub> (3)	Regular trigger conversion latency	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs
Patr		-	0 3.6 V       0.6       -         Hz with lution       -       -         0 (V <sub>SSA</sub> or V <sub>REF</sub> - tied to ground)       -         n 1 for s       -       -         1.5       -         1.5       -         4       -       -         MHz       -       -         0.100       -       -         MHz       0.100       -         MHz       0.5       -         MHz       0.5       -         MHz       0.43       -         MHz       0.37       -	2 <sup>(6)</sup>	1/f <sub>ADC</sub>	
t <sub>latr</sub> <sup>(3)</sup> F t <sub>S</sub> <sup>(3)</sup> 5	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs
	Sampling une	-	3	-	480	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(3)</sup>	Power-up time	-	-	2	3	μs
		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.5	-	16.40	μs
		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs
t <sub>CONV</sub> <sup>(3)</sup>	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.3	-	16.20	μs
$\begin{array}{c c} V_{DDA} & \\ \hline V_{REF+} & \\ \hline f_{ADC} & \\ \hline f_{TRIG}^{(3)} & \\ \hline V_{AIN} & \\ \hline R_{AIN}^{(3)} & \\ \hline R_{ADC}^{(3)(5)} & \\ \hline C_{ADC}^{(3)} & \\ \hline t_{lat}^{(3)} & \\ \hline t_{latr}^{(3)} & \\ \hline t_{STAB}^{(3)} & \\ \hline \end{array}$		9 to 492 (t <sub>S</sub> for sampling +n-bit resolution for successive approximation)				



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		12-bit resolution Single ADC	-	-	2	Msps
f <sub>S</sub> <sup>(3)</sup>	Sampling rate (f <sub>ADC</sub> = 30 MHz)	12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps
I <sub>VREF+</sub> <sup>(3)</sup>	ADC V <sub>REF</sub> DC current consumption in conversion mode	-	-	300	500	μA
I <sub>VDDA</sub> <sup>(3)</sup>	ADC VDDA DC current consumption in conversion mode	-	-	1.6	1.8	mA

### Table 66. ADC characteristics (continued)

 On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

2. It is recommended to maintain the voltage difference between V\_{REF+} and V\_{DDA} below 1.8 V.

3. Guaranteed by characterization results, not tested in production.

4.  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .

5.  $R_{ADC}$  maximum value is given for V<sub>DD</sub>=1.8 V, and minimum value for V<sub>DD</sub>=3.3 V.

6. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in Table 66.

### Equation 1: RAIN max formula

$$\mathsf{R}_{\mathsf{AIN}} = \frac{(k - 0.5)}{\mathsf{f}_{\mathsf{ADC}} \times \mathsf{C}_{\mathsf{ADC}} \times \mathsf{In}(2^{\mathsf{N}+2})} - \mathsf{R}_{\mathsf{ADC}}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

Symbol	Parameter	Test conditions	Тур	Max <sup>(2)</sup>	Unit	
ET	Total unadjusted error		±2	±5	-	
EO	Offset error	fронка = 60 MHz.	±1.5	±2.5		
EG	Gain error	$f_{ADC} = 30 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega$	±1.5	±3	LSB	
ED	Differential linearity error	$V_{DDA} = 1.8^{(3)}$ to 3.6 V	±1	±2		
EL	Integral linearity error		±1.5	±3		

Table	67.	ADC	accuracy	(1)
-------	-----	-----	----------	-----

1. Better performance could be achieved in restricted V<sub>DD</sub>, frequency and temperature ranges.

2. Guaranteed by characterization results, not tested in production.

 On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion



Symbol	millimeters			inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Мах	
С	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
К	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
ССС	-	-	0.080	-	-	0.0031	

# Table 87. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flatpackage mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



### **Device marking**



 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# 8 Part numbering

Table 96. Ordering information	tion scheme					
Example:	STM32 F	205	R	E	Т 6	Vxxx
Device family						
STM32 = APM based 32 bit microcontroller						
STMSZ – ARM-based Sz-bit microcontroller						
Product type						
F = general-purpose						
Device subfamily						
205 = STM32F20x, connectivity						
207= STM32F20x, connectivity, camera interface,						
Ethernet						
Pin count						
R = 64 pins or 66 pins <sup>(1)</sup>						
V = 100 pins						
Z = 144 pins						
I = 176 pins						
Flash memory size						
B = 128 Kbytes of Flash memory						
C = 256 Kbytes of Flash memory						
E = 512 Kbytes of Flash memory						
F = 768 Kbytes of Flash memory						
G = 1024 Kbytes of Flash memory						
Package						
T = LQFP						
H = UFBGA						
Y = WLCSP						
Temperature range						
6 = Industrial temperature range, -40 to 85 °C.						
7 = Industrial temperature range, –40 to 105 °C.						
Software option						
Internal code or Blank						
Options						
epitone						

xxx = programmed parts TR = tape and reel

1. The 66 pins is available on WLCSP package only.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

