

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I²C, IrDA, LINbus, Memory Card, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	132K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f207vft6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f207vft6</a>

3.20.4	Independent watchdog .....	34
3.20.5	Window watchdog .....	34
3.20.6	SysTick timer .....	34
3.21	Inter-integrated circuit interface (I <sup>2</sup> C) .....	34
3.22	Universal synchronous/asynchronous receiver transmitters (UARTs/USARTs) .....	34
3.23	Serial peripheral interface (SPI) .....	35
3.24	Inter-integrated sound (I <sup>2</sup> S) .....	35
3.25	SDIO .....	35
3.26	Ethernet MAC interface with dedicated DMA and IEEE 1588 support ..	36
3.27	Controller area network (CAN) .....	36
3.28	Universal serial bus on-the-go full-speed (OTG_FS) .....	37
3.29	Universal serial bus on-the-go high-speed (OTG_HS) .....	37
3.30	Audio PLL (PLLI2S) .....	38
3.31	Digital camera interface (DCMI) .....	38
3.32	True random number generator (RNG) .....	38
3.33	GPIOs (general-purpose inputs/outputs) .....	38
3.34	ADCs (analog-to-digital converters) .....	39
3.35	DAC (digital-to-analog converter) .....	39
3.36	Temperature sensor .....	39
3.37	Serial wire JTAG debug port (SWJ-DP) .....	40
3.38	Embedded Trace Macrocell™ .....	40
<b>4</b>	<b>Pinouts and pin description .....</b>	<b>41</b>
<b>5</b>	<b>Memory mapping .....</b>	<b>66</b>
<b>6</b>	<b>Electrical characteristics .....</b>	<b>68</b>
6.1	Parameter conditions .....	68
6.1.1	Minimum and maximum values .....	68
6.1.2	Typical values .....	68
6.1.3	Typical curves .....	68
6.1.4	Loading capacitor .....	68
6.1.5	Pin input voltage .....	68
6.1.6	Power supply scheme .....	69

## List of figures

Figure 1.	Compatible board design between STM32F10xx and STM32F2xx for LQFP64 package.....	17
Figure 2.	Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package.....	18
Figure 3.	Compatible board design between STM32F10xx and STM32F2xx for LQFP144 package.....	18
Figure 4.	STM32F20x block diagram.....	19
Figure 5.	Multi-AHB matrix.....	22
Figure 6.	Regulator OFF/internal reset ON .....	27
Figure 7.	Regulator OFF/internal reset OFF .....	28
Figure 8.	Startup in regulator OFF: slow V <sub>DD</sub> slope - power-down reset risen after V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization .....	29
Figure 9.	Startup in regulator OFF: fast V <sub>DD</sub> slope - power-down reset risen before V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization .....	29
Figure 10.	STM32F20x LQFP64 pinout.....	41
Figure 11.	STM32F20x WLCSP64+2 ballout.....	41
Figure 12.	STM32F20x LQFP100 pinout.....	42
Figure 13.	STM32F20x LQFP144 pinout.....	43
Figure 14.	STM32F20x LQFP176 pinout.....	44
Figure 15.	STM32F20x UFBGA176 ballout.....	45
Figure 16.	Memory map.....	67
Figure 17.	Pin loading conditions.....	68
Figure 18.	Pin input voltage .....	68
Figure 19.	Power supply scheme .....	69
Figure 20.	Current consumption measurement scheme .....	70
Figure 21.	Number of wait states versus f <sub>CPU</sub> and V <sub>DD</sub> range.....	74
Figure 22.	External capacitor C <sub>EXT</sub> .....	74
Figure 23.	Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals ON .....	80
Figure 24.	Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals OFF .....	80
Figure 25.	Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals ON .....	81
Figure 26.	Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals OFF .....	81
Figure 27.	Typical current consumption vs. temperature in Sleep mode, peripherals ON .....	83
Figure 28.	Typical current consumption vs. temperature in Sleep mode, peripherals OFF .....	83
Figure 29.	Typical current consumption vs. temperature in Stop mode.....	84
Figure 30.	High-speed external clock source AC timing diagram .....	90
Figure 31.	Low-speed external clock source AC timing diagram.....	90
Figure 32.	Typical application with an 8 MHz crystal .....	91
Figure 33.	Typical application with a 32.768 kHz crystal .....	92
Figure 34.	ACC <sub>HSI</sub> versus temperature .....	93
Figure 35.	ACC <sub>LSI</sub> versus temperature .....	94
Figure 36.	PLL output clock waveforms in center spread mode .....	98
Figure 37.	PLL output clock waveforms in down spread mode .....	98

**Table 6. USART feature comparison**

<b>USART name</b>	<b>Standard features</b>	<b>Modem (RTS/CTS)</b>	<b>LIN</b>	<b>SPI master</b>	<b>irDA</b>	<b>Smartcard (ISO 7816)</b>	<b>Max. baud rate in Mbit/s (oversampling by 16)</b>	<b>Max. baud rate in Mbit/s (oversampling by 8)</b>	<b>APB mapping</b>
USART1	X	X	X	X	X	X	1.87	7.5	APB2 (max. 60 MHz)
USART2	X	X	X	X	X	X	1.87	3.75	APB1 (max. 30 MHz)
USART3	X	X	X	X	X	X	1.87	3.75	APB1 (max. 30 MHz)
UART4	X	-	X	-	X	-	1.87	3.75	APB1 (max. 30 MHz)
UART5	X	-	X	-	X	-	3.75	3.75	APB1 (max. 30 MHz)
USART6	X	X	X	X	X	X	3.75	7.5	APB2 (max. 60 MHz)

### 3.23 Serial peripheral interface (SPI)

The STM32F20x devices feature up to three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 can communicate at up to 30 Mbit/s, while SPI2 and SPI3 can communicate at up to 15 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

### 3.24 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, in half-duplex communication modes, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx interfaces can be served by the DMA controller.

### 3.25 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

**Table 8. STM32F20x pin and ball definitions (continued)**

Pins							Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
LQFP64	WL_CSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176							
-	-	-	14	20	J3		PF4	I/O	FT	(4)	FSMC_A4, EVENTOUT	ADC3_IN14
-	-	-	15	21	K3		PF5	I/O	FT	(4)	FSMC_A5, EVENTOUT	ADC3_IN15
-	H9	10	16	22	G2		V <sub>SS</sub>	S	-	-	-	-
-	-	11	17	23	G3		V <sub>DD</sub>	S	-	-	-	-
-	-	-	18	24	K2		PF6	I/O	FT	(4)	TIM10_CH1, FSMC_NIORD, EVENTOUT	ADC3_IN4
-	-	-	19	25	K1		PF7	I/O	FT	(4)	TIM11_CH1,FSMC_NREG, EVENTOUT	ADC3_IN5
-	-	-	20	26	L3		PF8	I/O	FT	(4)	TIM13_CH1, FSMC_NIOWR, EVENTOUT	ADC3_IN6
-	-	-	21	27	L2		PF9	I/O	FT	(4)	TIM14_CH1, FSMC_CD, EVENTOUT	ADC3_IN7
-	-	-	22	28	L1		PF10	I/O	FT	(4)	FSMC_INTR, EVENTOUT	ADC3_IN8
5	E9	12	23	29	G1		PH0/OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN <sup>(4)</sup>
6	F9	13	24	30	H1		PH1/OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT <sup>(4)</sup>
7	E8	14	25	31	J1		NRST	I/O		-	-	-
8	G9	15	26	32	M2		PC0	I/O	FT	(4)	OTG_HS_ULPI_STP, EVENTOUT	ADC123_ IN10
9	F8	16	27	33	M3		PC1	I/O	FT	(4)	ETH_MDC, EVENTOUT	ADC123_ IN11
10	D7	17	28	34	M4		PC2	I/O	FT	(4)	SPI2_MISO, OTG_HS_ULPI_DIR, ETH_MII_TXD2, EVENTOUT	ADC123_ IN12
11	G8	18	29	35	M5		PC3	I/O	FT	(4)	SPI2_MOSI, I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, EVENTOUT	ADC123_ IN13
-	-	19	30	36	-		V <sub>DD</sub>	S	-	-	-	-
12	-	20	31	37	M1		V <sub>SSA</sub>	S	-	-	-	-
-	-	-	-	-	N1		V <sub>REF-</sub>	S	-	-	-	-
-	F7	21	32	38	P1		V <sub>REF+</sub>	S	-	-	-	-

**Table 8. STM32F20x pin and ball definitions (continued)**

Pins							Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
LQFP64	WL-CSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176							
54	C7	83	116	144	D12		PD2	I/O	FT	-	TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT	-
-	-	84	117	145	D11		PD3	I/O	FT	-	FSMC_CLK, USART2_CTS, EVENTOUT	-
-	-	85	118	146	D10		PD4	I/O	FT	-	FSMC_NOE, USART2_RTS, EVENTOUT	-
-	-	86	119	147	C11		PD5	I/O	FT	-	FSMC_NWE, USART2_TX, EVENTOUT	-
-	-	-	120	148	D8		V <sub>SS</sub>	S	-	-	-	-
-	-	-	121	149	C8		V <sub>DD</sub>	S	-	-	-	-
-	-	87	122	150	B11		PD6	I/O	FT	-	FSMC_NWAIT, USART2_RX, EVENTOUT	-
-	-	88	123	151	A11		PD7	I/O	FT	-	USART2_CK, FSMC_NE1, FSMC_NCE2, EVENTOUT	-
-	-	-	124	152	C10		PG9	I/O	FT	-	USART6_RX, FSMC_NE2, FSMC_NCE3, EVENTOUT	-
-	-	-	125	153	B10		PG10	I/O	FT	-	FSMC_NCE4_1, FSMC_NE3, EVENTOUT	-
-	-	-	126	154	B9		PG11	I/O	FT	-	FSMC_NCE4_2, ETH_MII_TX_EN, ETH_RMII_TX_EN, EVENTOUT	-
-	-	-	127	155	B8		PG12	I/O	FT	-	FSMC_NE4, USART6_RTS, EVENTOUT	-
-	-	-	128	156	A8		PG13	I/O	FT	-	FSMC_A24, USART6_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EVENTOUT	-
-	-	-	129	157	A7		PG14	I/O	FT	-	FSMC_A25, USART6_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EVENTOUT	-
-	-	-	130	158	D7		V <sub>SS</sub>	S	-	-	-	-

Table 8. STM32F20x pin and ball definitions (continued)


Pins							Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
LQFP64	WL_CSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176							
-	-	-	131	159	C7		V <sub>DD</sub>	S	-	-	-	-
-	-	-	132	160	B7		PG15	I/O	FT	-	USART6_CTS, DCMI_D13, EVENTOUT	-
55	A4	89	133	161	A10		PB3 (JTDO/TRACESWO)	I/O	FT	-	JTDO/ TRACESWO, SPI3_SCK, I2S3_SCK, TIM2_CH2, SPI1_SCK, EVENTOUT	-
56	B4	90	134	162	A9		PB4	I/O	FT	-	NJTRST, SPI3_MISO, TIM3_CH1, SPI1_MISO, EVENTOUT	-
57	A5	91	135	163	A6		PB5	I/O	FT	-	I2C1_SMBA, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, TIM3_CH2, SPI1_MOSI, SPI3_MOSI, DCMI_D10, I2S3_SD, EVENTOUT	-
58	B5	92	136	164	B6		PB6	I/O	FT	-	I2C1_SCL,, TIM4_CH1, CAN2_TX, DCMI_D5,USART1_TX, EVENTOUT	-
59	A6	93	137	165	B5		PB7	I/O	FT	-	I2C1_SDA, FSMC_NL <sup>(6)</sup> , DCMI_VSYNC, USART1_RX, TIM4_CH2, EVENTOUT	-
60	B6	94	138	166	D6		BOOT0	I	B	-	-	V <sub>PP</sub>
61	B7	95	139	167	A5		PB8	I/O	FT	-	TIM4_CH3,SDIO_D4, TIM10_CH1, DCMI_D6, ETH_MII_TXD3, I2C1_SCL, CAN1_RX, EVENTOUT	-
62	A7	96	140	168	B4		PB9	I/O	FT	-	SPI2_NSS, I2S2_WS, TIM4_CH4, TIM11_CH1, SDIO_D5, DCMI_D7, I2C1_SDA, CAN1_TX, EVENTOUT	-
-	-	97	141	169	A4		PE0	I/O	FT	-	TIM4_ETR, FSMC_NBL0, DCMI_D2, EVENTOUT	-

Table 10. Alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF014	AF15	
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_HS	DCMI			
Port A	PA0-WKUP	-	TIM2_CH1_ETR	TIM5_CH1	TIM8_ETR	-	-	USART2_CTS	UART4_TX	-	-	ETH_MII_CRS	-	-	-	EVENTOUT	
	PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	USART2 RTS	UART4_RX	-	-	ETH_MII_RX_CLK ETH_RMII_REF_CLK	-	-	-	EVENTOUT	
	PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	USART2_TX	-	-	-	ETH_MDIO	-	-	-	EVENTOUT	
	PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-	-	USART2_RX	-	-	OTG_HS_ULPI_D0	ETH_MII_COL	-	-	-	EVENTOUT	
	PA4	-	-	-	-	SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK	-	-	-	OTG_HS_SOF	DCMI_HSYNC	-	-	EVENTOUT	
	PA5	-	TIM2_CH1_ETR	-	TIM8_CH1N	-	SPI1_SCK	-	-	-	OTG_HS_ULPI_C_K	-	-	-	-	EVENTOUT	
	PA6	-	TIM1_BKIN	TIM3_CH1	TIM8_BKIN	-	SPI1_MISO	-	-	-	TIM13_CH1	-	-	-	DCMI_PIXCK	-	EVENTOUT
	PA7	-	TIM1_CH1N	TIM3_CH2	TIM8_CH1N	-	SPI1_MOSI	-	-	-	TIM14_CH1	-	ETH_MII_RX_DV ETH_RMII_CRS_DV	-	-	-	EVENTOUT
	PA8	MCO1	TIM1_CH1	-	-	I2C3_SCL	-	-	USART1_CK	-	-	OTG_FS_SOF	-	-	-	-	EVENTOUT
	PA9	-	TIM1_CH2	-	-	I2C3_SMBA	-	-	USART1_TX	-	-	-	-	-	DCMI_D0	-	EVENTOUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_RX	-	-	OTG_FS_ID	-	-	DCMI_D1	-	EVENTOUT
	PA11	-	TIM1_CH4	-	-	-	-	-	USART1_CTS	-	CAN1_RX	OTG_FS_DM	-	-	-	-	EVENTOUT
	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_RTS	-	CAN1_TX	OTG_FS_DP	-	-	-	-	EVENTOUT
	PA13	JTMS-SWdio	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT	
	PA14	JTCK-SWclk	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT	
	PA15	JTDI	TIM2_CH1 TIM2_ETR	-	-	-	SPI1_NSS	SPI3_NSS I2S3_WS	-	-	-	-	-	-	-	EVENTOUT	

## 6.1.6 Power supply scheme

Figure 19. Power supply scheme



1. Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.
2. To connect REGOFF and IRROFF pins, refer to [Section 3.16: Voltage regulator](#).
3. The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
4. The 4.7  $\mu$ F ceramic capacitor must be connected to one of the  $V_{DD}$  pin.

**Caution:** Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB, to ensure good device operation. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect device operation.

**Table 12. Current characteristics**

Symbol	Ratings	Max.	Unit
$I_{VDD}$	Total current into $V_{DD}$ power lines (source) <sup>(1)</sup>	120	mA
$I_{VSS}$	Total current out of $V_{SS}$ ground lines (sink) <sup>(1)</sup>	120	
$I_{IO}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/Os and control pin	25	
$I_{INJ(PIN)}$ <sup>(2)</sup>	Injected current on five-volt tolerant I/O <sup>(3)</sup>	-5/+0	
	Injected current on any other pin <sup>(4)</sup>	$\pm 5$	
$\Sigma I_{INJ(PIN)}$ <sup>(4)</sup>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	$\pm 25$	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2. Negative injection disturbs the analog performance of the device. See note in [Section 6.3.20: 12-bit ADC characteristics](#).
3. Positive injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 11](#) for the values of the maximum allowed input voltage.
4. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 11](#) for the values of the maximum allowed input voltage.
5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 13. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	125	°C

## 6.3 Operating conditions

### 6.3.1 General operating conditions

**Table 14. General operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{HCLK}$	Internal AHB clock frequency	-	0	120	MHz
$f_{PCLK1}$	Internal APB1 clock frequency	-	0	30	
$f_{PCLK2}$	Internal APB2 clock frequency	-	0	60	

**Table 37. Flash memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD}$	Supply current	Write / Erase 8-bit mode $V_{DD} = 1.8 \text{ V}$	-	5	-	mA
		Write / Erase 16-bit mode $V_{DD} = 2.1 \text{ V}$	-	8	-	
		Write / Erase 32-bit mode $V_{DD} = 3.3 \text{ V}$	-	12	-	

**Table 38. Flash memory programming**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$t_{\text{prog}}$	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	$\mu\text{s}$
$t_{\text{ERASE16KB}}$	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	ms
		Program/erase parallelism (PSIZE) = x 16	-	300	600	
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
		Program/erase parallelism (PSIZE) = x 8	-	1200	2400	
$t_{\text{ERASE64KB}}$	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	700	1400	ms
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
		Program/erase parallelism (PSIZE) = x 8	-	2	4	
$t_{\text{ERASE128KB}}$	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	s
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
		Program/erase parallelism (PSIZE) = x 8	-	16	32	
$t_{\text{ME}}$	Mass erase time	Program/erase parallelism (PSIZE) = x 16	-	11	22	s
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
		Program/erase parallelism (PSIZE) = x 8	-	-	-	
$V_{\text{prog}}$	Programming voltage	32-bit program operation	2.7	-	3.6	V
		16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.8	-	3.6	V

1. Guaranteed by characterization results, not tested in production.
2. The maximum programming time is measured after 100K erase operations.

### 6.3.16 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in [Table 50](#) are derived from tests performed under the conditions summarized in [Table 14: General operating conditions](#).

All I/Os are CMOS and TTL compliant.

**Table 46. I/O static characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{IL}$	FT, TTa and NRST I/O input low level voltage	$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	-	$0.35V_{DD} - 0.04^{(1)}$ $0.3V_{DD}^{(2)}$	V	
	BOOT0 I/O input low level voltage	$1.75 \text{ V} \leq V_{DD} \leq 3.6 \text{ V},$ $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$	-	-	$0.1V_{DD} + 0.1^{(1)}$		
		$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V},$ $0^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$	-	-			
$V_{IH}$	FT, TTa and NRST I/O input high level voltage <sup>(5)</sup>	$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	$0.45V_{DD} + 0.3^{(1)}$ $0.7V_{DD}^{(2)}$	-	-	V	
	BOOT0 I/O input high level voltage	$1.75 \text{ V} \leq V_{DD} \leq 3.6 \text{ V},$ $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$	$0.17V_{DD} + 0.7^{(1)}$	-	-		
		$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V},$ $0^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$					
$V_{HYS}$	FT, TTa and NRST I/O input hysteresis	$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	$0.45V_{DD} + 0.3^{(1)}$	-	-	V	
	BOOT0 I/O input hysteresis	$1.75 \text{ V} \leq V_{DD} \leq 3.6 \text{ V},$ $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$	$10\%V_{DDIO}^{(1)(3)}$	-	-		
		$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V},$ $0^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$	$100^{(1)}$	-	-		
$I_{Ikg}$	I/O input leakage current <sup>(4)</sup>	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu\text{A}$	
	I/O FT input leakage current <sup>(5)</sup>	$V_{IN} = 5 \text{ V}$	-	-	3		

### 6.3.18 TIM timer characteristics


The parameters given in [Table 50](#) and [Table 51](#) are guaranteed by design.

Refer to [Section 6.3.16: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 50. Characteristics of TIMx connected to the APB1 domain<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit	
$t_{\text{res}(\text{TIM})}$	Timer resolution time	AHB/APB1 prescaler distinct from 1, $f_{\text{TIMxCLK}} = 60 \text{ MHz}$	1	-	$t_{\text{TIMxCLK}}$	
			16.7	-	ns	
		AHB/APB1 prescaler = 1, $f_{\text{TIMxCLK}} = 30 \text{ MHz}$	1	-	$t_{\text{TIMxCLK}}$	
			33.3	-	ns	
$f_{\text{EXT}}$	Timer external clock frequency on CH1 to CH4	$f_{\text{TIMxCLK}} = 60 \text{ MHz}$	0	$f_{\text{TIMxCLK}}/2$	MHz	
			0	30	MHz	
$\text{Res}_{\text{TIM}}$	Timer resolution	$f_{\text{TIMxCLK}} = 60 \text{ MHz}$ $\text{APB1} = 30 \text{ MHz}$	-	16/32	bit	
$t_{\text{COUNTER}}$	16-bit counter clock period when internal clock is selected		1	65536	$t_{\text{TIMxCLK}}$	
	32-bit counter clock period when internal clock is selected		0.0167	1092	μs	
			1	-	$t_{\text{TIMxCLK}}$	
			0.0167	71582788	μs	
$t_{\text{MAX\_COUNT}}$	Maximum possible count		-	$65536 \times 65536$	$t_{\text{TIMxCLK}}$	
			-	71.6	s	

1. TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.

**Figure 41. I<sup>2</sup>C bus AC waveforms and measurement circuit**

1.  $R_S$  = series protection resistor.
2.  $R_P$  = external pull-up resistor.
3.  $V_{DD\_I2C}$  is the I<sup>2</sup>C bus power supply.

**Table 53. SCL frequency ( $f_{PCLK1} = 30$  MHz.,  $V_{DD} = 3.3$  V)<sup>(1)(2)</sup>**

$f_{SCL}$ (kHz)	I <sup>2</sup> C_CCR value
	$R_P = 4.7$ kΩ
400	0x8019
300	0x8021
200	0x8032
100	0x0096
50	0x012C
20	0x02EE

1.  $R_P$  = External pull-up resistance,  $f_{SCL}$  = I<sup>2</sup>C speed,
2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

Figure 42. SPI timing diagram - slave mode and CPHA = 0






Figure 43. SPI timing diagram - slave mode and CPHA = 1



being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.


Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in [Section 6.3.16](#) does not affect the ADC accuracy.

**Figure 52. ADC accuracy characteristics**



1. Example of an actual transfer curve.
  2. Ideal transfer curve.
  3. End point correlation line.
  4.  $E_T$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.  
 $EO$  = Offset Error: deviation between the first actual transition and the first ideal one.  
 $EG$  = Gain Error: deviation between the last ideal transition and the last actual one.  
 $ED$  = Differential Linearity Error: maximum deviation between actual steps and the ideal one.  
 $EL$  = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

**Figure 53. Typical connection diagram using the ADC**



1. Refer to [Table 66](#) for the values of  $R_{AIN}$ ,  $R_{ADC}$  and  $C_{ADC}$ .
  2.  $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

**Table 83. Switching characteristics for NAND Flash write cycles<sup>(1)(2)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_w(\text{NWE})$	FSMC_NWE low width	$4T_{\text{HCLK}} - 1$	$4T_{\text{HCLK}} + 3$	ns
$t_v(\text{NWE-D})$	FSMC_NWE low to FSMC_D[15-0] valid	-	0	ns
$t_h(\text{NWE-D})$	FSMC_NWE high to FSMC_D[15-0] invalid	$3T_{\text{HCLK}}$	-	ns
$t_d(\text{D-NWE})$	FSMC_D[15-0] valid before FSMC_NWE high	$5T_{\text{HCLK}}$	-	ns
$t_d(\text{ALE-NWE})$	FSMC_ALE valid before FSMC_NWE low	-	$3T_{\text{HCLK}} + 2$	ns
$t_h(\text{NWE-ALE})$	FSMC_NWE high to FSMC_ALE invalid	$3T_{\text{HCLK}} - 2$	-	ns

1.  $C_L = 30 \text{ pF}$ .

2. Guaranteed by characterization results, not tested in production.

### 6.3.26 Camera interface (DCMI) timing specifications


**Table 84. DCMI characteristics**

Symbol	Parameter	Conditions	Min	Max
-	Frequency ratio DCMI_PIXCLK/ $f_{\text{HCLK}}$	DCMI_PIXCLK = 48 MHz	-	0.4

### 6.3.27 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in [Table 85](#) are derived from tests performed under ambient temperature,  $f_{\text{PCLKx}}$  frequency and  $V_{\text{DD}}$  supply voltage conditions summarized in [Table 14](#).

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (D[7:0], CMD, CK).


**Figure 75. SDIO high-speed mode**

**Table 88. WLCSP64+2 - 66-ball, 4.539 x 4.911 mm, 0.4 mm pitch wafer level chip scale package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
F	-	0.220	-	-	0.0087	-
G	-	0.386	-	-	0.0152	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

**Figure 80. WLCSP64+2 - 66-ball, 4.539 x 4.911 mm, 0.4 mm pitch wafer level chip scale package recommended footprint**

A0FX\_FP\_V1

**Table 89. WLCSP64 recommended PCB design rules (0.4 mm pitch)**

Dimension	Recommended values
Pitch	0.4
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm


**Table 91. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 7.5 LQFP176 package information

Figure 87. LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package outline



1. Drawing is not to scale.

Table 92. LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package mechanical data

Symbol	Dimensions					
	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	-	1.450	0.0531	-	0.0571
b	0.170	-	0.270	0.0067	-	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	23.900	-	24.100	0.9409	-	0.9488

**Table 97. Document revision history (continued)**

Date	Revision	Changes
13-Jul-2010	4 (continued)	<p>Added USB OTG_FS features in <a href="#">Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS)</a>.</p> <p>Updated <math>V_{CAP\_1}</math> and <math>V_{CAP\_2}</math> capacitor value to 2.2 <math>\mu F</math> in <a href="#">Figure 19: Power supply scheme</a>.</p> <p>Removed DAC, modified ADC limitations, and updated I/O compensation for 1.8 to 2.1 V range in <a href="#">Table 15: Limitations depending on the operating power supply range</a>.</p> <p>Added <math>V_{BORL}</math>, <math>V_{BORM}</math>, <math>V_{BORH}</math> and <math>I_{RUSH}</math> in <a href="#">Table 19: Embedded reset and power control block characteristics</a>.</p> <p>Removed table Typical current consumption in Sleep mode with Flash memory in Deep power down mode. Merged typical and maximum current consumption sections and added <a href="#">Table 21: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)</a>, <a href="#">Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM</a>, <a href="#">Table 22: Typical and maximum current consumption in Sleep mode</a>, <a href="#">Table 23: Typical and maximum current consumptions in Stop mode</a>, <a href="#">Table 24: Typical and maximum current consumptions in Standby mode</a>, and <a href="#">Table 25: Typical and maximum current consumptions in VBAT mode</a>.</p> <p>Update <a href="#">Table 34: Main PLL characteristics</a> and added <a href="#">Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics</a>.</p> <p>Added <a href="#">Note 8</a> for CIO in <a href="#">Table 48: I/O AC characteristics</a>.</p> <p>Updated <a href="#">Section 6.3.18: TIM timer characteristics</a>.</p> <p>Added <math>T_{NRST\_OUT}</math> in <a href="#">Table 49: NRST pin characteristics</a>.</p> <p>Updated <a href="#">Table 52: I2C characteristics</a>.</p> <p>Removed 8-bit data in and data out waveforms from <a href="#">Figure 48: ULPI timing diagram</a>.</p> <p>Removed note related to ADC calibration in <a href="#">Table 67. Section 6.3.20: 12-bit ADC characteristics</a>: ADC characteristics tables merged into one single table; tables ADC conversion time and ADC accuracy removed.</p> <p>Updated <a href="#">Table 68: DAC characteristics</a>.</p> <p>Updated <a href="#">Section 6.3.22: Temperature sensor characteristics</a> and <a href="#">Section 6.3.23: VBAT monitoring characteristics</a>.</p> <p>Update <a href="#">Section 6.3.26: Camera interface (DCMI) timing specifications</a>.</p> <p>Added <a href="#">Section 6.3.27: SD/SDIO MMC card host interface (SDIO) characteristics</a>, and <a href="#">Section 6.3.28: RTC characteristics</a>.</p> <p>Added <a href="#">Section 7.7: Thermal characteristics</a>. Updated <a href="#">Table 91: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm package mechanical data</a> and <a href="#">Figure 86: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline</a>.</p> <p>Changed tape and reel code to TX in <a href="#">Table 96: Ordering information scheme</a>.</p> <p>Added <a href="#">Table 101: Main applications versus package for STM32F2xxx microcontrollers</a>. Updated figures in <a href="#">Appendix A.2: USB OTG full speed (FS) interface solutions</a> and <a href="#">A.3: USB OTG high speed (HS) interface solutions</a>. Updated <a href="#">Figure 94: Audio player solution using PLL, PLLI2S, USB and 1 crystal</a> and <a href="#">Figure 95: Audio PLL (PLLI2S) providing accurate I2S clock</a>.</p>