

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, IrDA, LINbus, Memory Card, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	114
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	132K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f207zgt6j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Contents

1	Intro	duction
2	Desc	ription
	2.1	Full compatibility throughout the family 17
3	Func	tional overview
	3.1	$ARM^{\mathbb{R}}$ Cortex $\mathbb{R}$ -M3 core with embedded Flash and SRAM
	3.2	Adaptive real-time memory accelerator (ART Accelerator™) 20
	3.3	Memory protection unit
	3.4	Embedded Flash memory 21
	3.5	CRC (cyclic redundancy check) calculation unit
	3.6	Embedded SRAM 21
	3.7	Multi-AHB bus matrix
	3.8	DMA controller (DMA) 22
	3.9	Flexible static memory controller (FSMC) 23
	3.10	Nested vectored interrupt controller (NVIC) 23
	3.11	External interrupt/event controller (EXTI) 24
	3.12	Clocks and startup
	3.13	Boot modes
	3.14	Power supply schemes
	3.15	Power supply supervisor
	3.16	Voltage regulator
		3.16.1 Regulator ON
		3.16.2 Regulator OFF
		3.16.3 Regulator ON/OFF and internal reset ON/OFF availability
	3.17	Real-time clock (RTC), backup SRAM and backup registers
	3.18	Low-power modes
	3.19	V <sub>BAT</sub> operation
	3.20	Timers and watchdogs 32
		3.20.1 Advanced-control timers (TIM1, TIM8)
		3.20.2 General-purpose timers (TIMx)
		3.20.3 Basic timers 11M6 and 11M7

DocID15818 Rev 13



9	Revis	ion history	169
8	Part r	numbering	168
	7.7	Thermal characteristics	167
	7.6	UFBGA176+25 package information	165
	7.5	LQFP176 package information	162
	7.4	LQFP144 package information	158



#### Table 2. STM32F205xx features and peripheral counts (continued)

Peripherals	STM32F205Rx Ambier				STM32F205Vx	STM32F205Zx		
Operating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C							
Operating temperatures	Junction temperature: -40 to + 125 °C							
Package	LQFP64	LQFP64 WLCSP64 +2	QFP6 4 4	FP64 CSP6 +2	LQFP100	LQFP144		

 For the LQFP100 package, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.

2. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.

On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

	Peripherals		STM3	2F207Vx			STM32	F207Zx			STM32F207Ix 56 512 768 102		
Flash memory in	Kbytes	256	512	768	1024	256	512	768	1024	256	512	768	1024
SRAM in Kbytes		128 (112+16)											
	Backup		4										
FSMC memory co	ontroller							Yes	s <sup>(1)</sup>				
Ethernet								Ye	es				
	General-purpose							1	0				
	Advanced-control							2	2				
Timers	Basic		2										
	IWDG							Ye	es				
	WWDG	Yes											
RTC								Ye	es				
Random number	generator							Ye	es				

#### Table 3. STM32F207xx features and peripheral counts

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode
- LPR is used in Stop modes

The LP regulator mode is configured by software when entering Stop mode.

• Power-down is used in Standby mode.

The Power-down mode is activated only when entering Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost).

Two external ceramic capacitors should be connected on  $V_{CAP_1}$  and  $V_{CAP_2}$  pin. Refer to *Figure 19: Power supply scheme* and *Table 16: VCAP1/VCAP2 operating conditions*.

All packages have the regulator ON feature.

# 3.16.2 Regulator OFF

This feature is available only on packages featuring the REGOFF pin. The regulator is disabled by holding REGOFF high. The regulator OFF mode allows to supply externally a V12 voltage source through V<sub>CAP 1</sub> and V<sub>CAP 2</sub> pins.

The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 19: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset the part of the 1.2 V logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used at power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection at reset or pre-reset is required.

# Regulator OFF/internal reset ON

On WLCSP64+2 package, this mode is activated by connecting REGOFF pin to V<sub>DD</sub> and IRROFF pin to V<sub>SS</sub>. On UFBGA176 package, only REGOFF must be connected to V<sub>DD</sub> (IRROFF not available). In this mode,  $V_{DD}/V_{DDA}$  minimum value is 1.8 V.

The regulator OFF/internal reset ON mode allows to supply externally a 1.2 V voltage source through V<sub>CAP 1</sub> and V<sub>CAP 2</sub> pins, in addition to V<sub>DD</sub>.



USART name	Standard features	Modem (RTS/CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping
USART1	х	х	х	х	х	х	1.87	7.5	APB2 (max. 60 MHz)
USART2	x	х	х	х	х	x	1.87	3.75	APB1 (max. 30 MHz)
USART3	x	х	х	х	х	x	1.87	3.75	APB1 (max. 30 MHz)
UART4	x	-	х	-	х	-	1.87	3.75	APB1 (max. 30 MHz)
UART5	x	-	х	-	х	-	3.75	3.75	APB1 (max. 30 MHz)
USART6	x	х	х	х	х	х	3.75	7.5	APB2 (max. 60 MHz)

 Table 6. USART feature comparison

# 3.23 Serial peripheral interface (SPI)

The STM32F20x devices feature up to three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 can communicate at up to 30 Mbits/s, while SPI2 and SPI3 can communicate at up to 15 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

# 3.24 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, in half-duplex communication modes, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx interfaces can be served by the DMA controller.

# 3.25 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.



DocID15818 Rev 13



Figure 13. STM32F20x LQFP144 pinout

1. RFU means "reserved for future use". This pin can be tied to  $V_{DD}$ ,  $V_{SS}$  or left unconnected.

2. The above figure shows the package top view.



		Pi	ns								
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	Alternate functions		Additional functions	
-	-	98	142	170	A3	PE1	I/O	FT	-	FSMC_NBL1, DCMI_D3, EVENTOUT	-
-	I	-	-	-	D5	V <sub>SS</sub>	S	-	1	-	_
63	D8	-	-	-	-	V <sub>SS</sub>	S	-	-	-	-
-	-	99	143	171	C6	RFU	-	-	(7)	-	-
64	D9	100	144	172	C5	V <sub>DD</sub>	S	-	-	-	-
-	-	-	-	173	D4	Pl4	I/O	FT	-	TIM8_BKIN, DCMI_D5, EVENTOUT	-
-	I	-	-	174	C4	PI5	I/O	FT	-	TIM8_CH1, DCMI_VSYNC, EVENTOUT	-
-	-	-	-	175	C3	Pl6	I/O	FT	-	TIM8_CH2, DCMI_D6, EVENTOUT	-
-	-	-	-	176	C2	PI7	I/O	FT	-	TIM8_CH3, DCMI_D7, EVENTOUT	-
-	C8	-	-	-	-	IRROFF	I/O	-	-	-	_

Table 8. STM32F20x pin and ball definitions (continued)

1. Function availability depends on the chosen device.

 PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).

 Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F20x and STM32F21x reference manual, available from the STMicroelectronics website: www.st.com.

4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).

5. If the device is delivered in an UFBGA176 package and if the REGOFF pin is set to V<sub>DD</sub> (Regulator OFF), then PA0 is used as an internal Reset (active low).

6. FSMC\_NL pin is also named FSMC\_NADV on memory devices.

7. RFU means "reserved for future use". This pin can be tied to  $V_{DD}$ ,  $V_{SS}$  or left unconnected.

#### Table 9. FSMC pin definition

Dine		F	SMC			
FIIIS	CF	NOR/PSRAM/SRAM	NOR/PSRAM Mux	NAND 16 bit	Larrioo	
PE2	-	A23	A23	-	Yes	
PE3	-	A19	A19	-	Yes	
PE4	-	A20	A20	-	Yes	



Operating power supply range	ADC operation	Maximum Flash memory access frequency (f <sub>Flashmax</sub> )	Number of wait states at maximum CPU frequency (f <sub>CPUmax</sub> = 120 MHz) <sup>(1)</sup>	I/O operation	FSMC_CLK frequency for synchronous accesses	Possible Flash memory operations
V <sub>DD</sub> =1.8 to 2.1 V <sup>(2)</sup>	Conversion time up to 1 Msps	16 MHz with no Flash memory wait state	7 <sup>(3)</sup>	<ul> <li>Degraded speed performance</li> <li>No I/O compensation</li> </ul>	Up to 30 MHz	8-bit erase and program operations only
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1 Msps	18 MHz with no Flash memory wait state	6 <sup>(3)</sup>	<ul> <li>Degraded speed performance</li> <li>No I/O compensation</li> </ul>	Up to 30 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2 Msps	24 MHz with no Flash memory wait state	4 <sup>(3)</sup>	<ul> <li>Degraded speed performance</li> <li>I/O compensation works</li> </ul>	Up to 48 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.7 to 3.6 V <sup>(4)</sup>	Conversion time up to 2 Msps	30 MHz with no Flash memory wait state	3(3)	<ul> <li>Full-speed operation</li> <li>I/O compensation works</li> </ul>	$\begin{array}{c} - \mbox{ Up to} \\ 60\mbox{ MHz} \\ \mbox{when } \mbox{V}_{DD} = \\ 3.0\mbox{ to } 3.6\mbox{ V} \\ - \mbox{ Up to} \\ 48\mbox{ MHz} \\ \mbox{when } \mbox{V}_{DD} = \\ 2.7\mbox{ to } 3.0\mbox{ V} \end{array}$	32-bit erase and program operations

Table 15. Limitations depending on the operating power supply range

1. The number of wait states can be reduced by reducing the CPU frequency (see Figure 21).

 On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

3. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.

4. The voltage range for OTG USB FS can drop down to 2.7 V. However it is degraded between 2.7 and 3 V.



# 6.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	Min         Typ         Max         Un           2.09         2.14         2.19         V           1.98         2.04         2.08         V           2.23         2.30         2.37         V           2.13         2.19         2.25         V           2.39         2.45         2.51         V           2.39         2.45         2.51         V           2.29         2.35         2.39         V           2.14         2.51         2.54         V           2.70         2.76         2.82         V           2.70         2.76         2.82         V           2.59         2.66         2.71         V           2.86         2.93         2.99         V           2.85         2.93         2.99         V           2.95         3.03         3.10         V           2.95         3.03         3.09         V           2.95         3.03         3.09         V           2.95         3.03         3.09         V           1.60         1.68         1.76         V           1.60         1.68         1.76<	V		
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	V
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	V
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	V
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
V <sub>PVD</sub>	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V
1.45		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	3.02	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis	-	-	100	-	mV
	Power-on/power-down	Falling edge	1.60	1.68	1.76	V
POR/PDR	reset threshold	Rising edge	1.64	1.72	1.80	V
V <sub>PDRhyst</sub> <sup>(1)</sup>	PDR hysteresis	-	-	40	-	mV
Vecer	Brownout level 1	Falling edge	2.13	2.19	2.24	V
• BOR1	threshold	Rising edge	2.092.142.19D]=000 (falling1.982.042.08D]=001 (rising2.232.302.37D]=001 (falling2.132.192.25D]=010 (rising2.392.452.51D]=010 (falling2.292.352.39D]=010 (falling2.292.352.39D]=011 (rising edge)2.542.602.65D]=011 (falling2.442.512.56D]=100 (rising2.702.762.82D]=100 (rising2.592.662.71D]=101 (rising edge)2.862.932.99D]=101 (rising edge)2.963.033.10D]=101 (rising edge)2.963.033.10D]=110 (rising edge)2.953.033.09D]=111 (rising edge)3.073.143.21D]=111 (rising edge)3.073.143.21D]=111 (rising edge)3.073.143.21D]=111 (rising edge)3.073.143.21D]=111 (falling2.953.033.09100-edge1.641.721.8040-edge2.132.192.24edge2.232.292.33	V		





Figure 27. Typical current consumption vs. temperature in Sleep mode, peripherals ON

Figure 28. Typical current consumption vs. temperature in Sleep mode, peripherals OFF







Figure 34. ACC<sub>HSI</sub> versus temperature

# Low-speed internal (LSI) RC oscillator

Table 33. LS	l oscillator	characteristics	(1)
--------------	--------------	-----------------	-----

Symbol	Parameter		Тур	Мах	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μA

1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by characterization results, not tested in production.

3. Guaranteed by design, not tested in production.



Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CK</sub> 1/t <sub>c(CK)</sub>	I <sup>2</sup> S clock frequency	Master, 16-bit data, audio frequency = 48 kHz, main clock disabled	1.23	1.24	MHz
		Slave	0	64F <sub>S</sub> <sup>(1)</sup>	
t <sub>r(CK)</sub> t <sub>f(CK)</sub>	I <sup>2</sup> S clock rise and fall time	Capacitive load C <sub>L</sub> = 50 pF	-	(2)	
t <sub>v(WS)</sub> <sup>(3)</sup>	WS valid time	Master	0.3	-	
t <sub>h(WS)</sub> (3)	WS hold time	Master	0	-	
t <sub>su(WS)</sub> <sup>(3)</sup>	WS setup time	Slave	3	-	
t <sub>h(WS)</sub> <sup>(3)</sup>	WS hold time	Slave	0	-	
t <sub>w(CKH)</sub> (3) t <sub>w(CKL)</sub> (3)	CK high and low time	Master f <sub>PCLK</sub> = 30 MHz	396	-	•
t <sub>su(SD_MR)</sub> (3) t <sub>su(SD_SR)</sub> (3)	Data input setup time	Master receiver Slave receiver	45 0	-	ns
$t_{h(SD_MR)}^{(3)(4)}_{t_{h(SD_SR)}}^{(3)(4)}$	Data input hold time	Master receiver: f <sub>PCLK</sub> = 30 MHz, Slave receiver: f <sub>PCLK</sub> = 30 MHz	13 0	-	•
t <sub>v(SD_ST)</sub> (3)(4)	Data output valid time	Slave transmitter (after enable edge)	-	30	*
t <sub>h(SD_ST)</sub> <sup>(3)</sup>	Data output hold time	Slave transmitter (after enable edge)	10	-	*
t <sub>v(SD_MT)</sub> (3)(4)	Data output valid time	Master transmitter (after enable edge)	-	6	•
t <sub>h(SD_MT)</sub> <sup>(3)</sup>	Data output hold time	Master transmitter (after enable edge)	0	-	

# Table 55. I<sup>2</sup>S characteristics

F<sub>S</sub> is the sampling frequency. Refer to the I2S section of the STM32F20xxx/21xxx reference manual for more details. f<sub>CK</sub> values reflect only the digital peripheral behavior which leads to a minimum of (I2SDIV/(2\*I2SDIV+ODD), a maximum of (I2SDIV+ODD)/(2\*I2SDIV+ODD) and F<sub>S</sub> maximum values for each mode/condition.

2. Refer to Table 48: I/O AC characteristics.

3. Guaranteed by design, not tested in production.

4. Depends on  $f_{PCLK}.$  For example, if  $f_{PCLK}$ =8 MHz, then  $T_{PCLK}$  = 1/f\_{PLCLK} =125 ns.



## **USB OTG FS characteristics**

The USB OTG interface is USB-IF certified (Full-Speed). This interface is present in both the USB OTG HS and USB OTG FS controllers.

Symbol Parameter		Мах	Unit			
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG FS transceiver startup time	1	μs			

Table 56. USB OTG FS startup time

1. Guaranteed by design, not tested in production.

Symbol		Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit
V <sub>DI</sub>		USB OTG FS operating voltage		3.0 <sup>(2)</sup>	-	3.6	V
Input	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
levels	V <sub>CM</sub> <sup>(3)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	V
	$V_{SE}^{(3)}$	Single ended receiver threshold		1.3	-	2.0	
Output V <sub>OL</sub>		Static output level low	$\rm R_L$ of 1.5 k\Omega to 3.6 $\rm V^{(4)}$	-	-	0.3	V
levels	V <sub>OH</sub>	Static output level high	${\sf R}_{\sf L}$ of 15 k $\Omega$ to ${\sf V}_{\sf SS}{}^{(4)}$	2.8	-	3.6	v
		PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	)/ _ )/	17	21	24	
R <sub>PD</sub>	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	VIN - VDD	0.65	1.1	2.0	kΩ	
R <sub>PU</sub>		PA12, PB15 (USB_FS_DP, USB_HS_DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.5	1.8	2.1	
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V <sub>IN</sub> = V <sub>SS</sub>	0.25	0.37	0.55	

### Table 57. USB OTG FS DC electrical characteristics

1. All the voltages are measured from the local ground potential.

2. The STM32F205xx and STM32F207xx USB OTG FS functionality is ensured down to 2.7 V but not the full USB OTG FS electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{DD}$  voltage range.

3. Guaranteed by design, not tested in production.

4. R<sub>L</sub> is the load connected on the USB OTG FS drivers





#### Figure 47. USB OTG FS timings: definition of data signal rise and fall time

### Table 58. USB OTG FS electrical characteristics<sup>(1)</sup>

Driver characteristics							
Symbol	Parameter	Conditions	Min	Мах	Unit		
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns		
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns		
t <sub>rfm</sub>	Rise/fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%		
V <sub>CRS</sub>	Output signal crossover voltage	-	1.3	2.0	V		

1. Guaranteed by design, not tested in production.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

### **USB HS characteristics**

Table 59 shows the USB HS operating voltage.

#### Table 59. USB HS DC electrical characteristics

Symbol		Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	V <sub>DD</sub>	USB OTG HS operating voltage	2.7	3.6	V

1. All the voltages are measured from the local ground potential.

#### Table 60. Clock timing parameters

Parameter <sup>(1)</sup>		Symbol	Min	Nominal	Max	Unit
Frequency (first transition)	8-bit ±10%	F <sub>START_8BIT</sub>	54	60	66	MHz
Frequency (steady state) ±500	ppm	F <sub>STEADY</sub>	59.97	60	60.03	MHz
Duty cycle (first transition) 8-bit ±10%		D <sub>START_8BIT</sub>	40	50	60	%
Duty cycle (steady state) ±500	D <sub>STEADY</sub>	49.975	50	50.025	%	
Time to reach the steady state duty cycle after the first transiti	T <sub>STEADY</sub>	-	-	1.4	ms	
Clock startup time after the	Peripheral	T <sub>START_DEV</sub>	-	-	5.6	me
de-assertion of SuspendM	Host	T <sub>START_HOST</sub>	-	-	-	1115
PHY preparation time after the of the input clock	T <sub>PREP</sub>	-	-	-	μs	

1. Guaranteed by design, not tested in production.





Figure 55. Power supply and reference decoupling ( $V_{REF+}$  connected to  $V_{DDA}$ )

Symbol	Parameter	Min	Тур	Мах	Unit	Comments
V <sub>DDA</sub>	Analog supply voltage	1.8 <sup>(1)</sup>	-	3.6	V	-
V <sub>REF+</sub>	Reference supply voltage	1.8 <sup>(1)</sup>	-	3.6	V	V <sub>REF+</sub> ⊴V <sub>DDA</sub>
V <sub>SSA</sub>	Ground	0	-	0	V	-
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load with buffer ON	5	-	-	kΩ	-
R <sub>0</sub> <sup>(2)</sup>	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
C <sub>LOAD</sub> <sup>(2)</sup>	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer ON	0.2	-	-	v	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to $(0xE1C)$ at Vaccor = 3.6 V
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer ON	-	-	V <sub>DDA</sub> – 0.2	V	and (0x1C7) to (0xE38) at $V_{REF+} = 3.0 V_{REF+} = 1.8 V_{REF+}$

# 6.3.21 DAC electrical characteristics

 Table 68. DAC characteristics



V<sub>REF+</sub> and V<sub>REF-</sub> inputs are both available on UFBGA176 package. V<sub>REF+</sub> is also available on all packages except for LQFP64. When V<sub>REF+</sub> and V<sub>REF-</sub> are not available, they are internally connected to V<sub>DDA</sub> and V<sub>SSA</sub>.

Symbol	Parameter	Min	Max	Unit
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	1	ns
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	0	-	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
t <sub>d(CLKL-DATA</sub> )	FSMC_A/D[15:0] valid data after FSMC_CLK low	-	2	ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	0.5	-	ns

Table 77. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup> (continued)

1. C<sub>L</sub> = 30 pF.

2. Guaranteed by characterization results, not tested in production.



# Figure 63. Synchronous non-multiplexed NOR/PSRAM read timings

Table 78. Synchronous non-multiplexed NOR/PSRAM read	timinas <sup>(1)(2)</sup>
Table 70. Oynemonous non-maniplexed North Ortam read	unnings

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	1	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	2.5	ns



Symbol	Parameter	Min	Мах	Unit
t <sub>w(NIOWR)</sub>	FSMC_NIOWR low width	8T <sub>HCLK</sub> - 0.5	-	ns
t <sub>v(NIOWR-D)</sub>	FSMC_NIOWR low to FSMC_D[15:0] valid	-	5Т <sub>НСLК</sub> - 1	ns
t <sub>h(NIOWR-D)</sub>	FSMC_NIOWR high to FSMC_D[15:0] invalid	8T <sub>HCLK</sub> - 3	-	ns
t <sub>d(NCE4_1-NIOWR)</sub>	FSMC_NCE4_1 low to FSMC_NIOWR valid	-	5T <sub>HCLK</sub> + 1.5	ns
t <sub>h(NCEx-NIOWR)</sub>	FSMC_NCEx high to FSMC_NIOWR invalid	5T <sub>HCLK</sub>	-	ns
t <sub>d(NIORD-NCEx)</sub>	FSMC_NCEx low to FSMC_NIORD valid	-	5T <sub>HCLK</sub> + 1	ns
t <sub>h(NCEx-NIORD)</sub>	FSMC_NCEx high to FSMC_NIORD) valid	5Т <sub>НСLК</sub> – 0.5	-	ns
t <sub>w(NIORD)</sub>	FSMC_NIORD low width	8T <sub>HCLK</sub> + 1	-	ns
t <sub>su(D-NIORD)</sub>	FSMC_D[15:0] valid before FSMC_NIORD high	9.5	-	ns
t <sub>d(NIORD-D)</sub>	FSMC_D[15:0] valid after FSMC_NIORD high	0	-	ns

TADIE OT. SWITCHING CHARACTERISTICS TOFFG GATU/GF TEAD AND WHITE CYCLES IN I/O SDACE' //	Table 81. Switching	characteristics for PC	Card/CF read and write	cycles in I/O space <sup>(1)(2)</sup>
--	---------------------	------------------------	------------------------	---------------------------------------

1. C<sub>L</sub> = 30 pF.

2. Guaranteed by characterization results, not tested in production.

# NAND controller waveforms and timings

*Figure 71* through *Figure 74* represent synchronous waveforms, together with *Table 82* and *Table 83* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x01;
- COM.FSMC\_WaitSetupTime = 0x03;
- COM.FSMC\_HoldSetupTime = 0x02;
- COM.FSMC\_HiZSetupTime = 0x01;
- ATT.FSMC SetupTime = 0x01;
- ATT.FSMC\_WaitSetupTime = 0x03;
- ATT.FSMC\_HoldSetupTime = 0x02;
- ATT.FSMC\_HiZSetupTime = 0x01;
- Bank = FSMC\_Bank\_NAND;
- MemoryDataWidth = FSMC\_MemoryDataWidth\_16b;
- ECC = FSMC\_ECC\_Enable;
- ECCPageSize = FSMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period.

# Table 93. UFBGA176+25, - 201-ball, 10 x 10 mm, 0.65 mm pitch,ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

# Figure 90. UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package recommended footprint

#### Table 94. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)

Dimension	Recommended values
Pitch	0.65 mm
Dpad	0.300 mm
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.300 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm



Date	Revision	Changes
		Update I/Os in Section : Features
		Added WLCSP64+2 package. Added note 1 related to LQFP176 on cover page.
		Added trademark for ART accelerator. Updated Section 3.2: Adaptive real-time memory accelerator (ART Accelerator™).
		Updated Figure 5: Multi-AHB matrix.
		Added case of BOR inactivation using IRROFF on WLCSP devices in Section 3.15: Power supply supervisor.
		Reworked <i>Section 3.16: Voltage regulator</i> to clarify regulator off modes. Renamed PDROFF, IRROFF in the whole document.
		Added Section 3.19: VBAT operation.
		Updated LIN and IrDA features for UART4/5 in Table 6: USART feature
		Table 8: STM32E20y nin and hall definitions: Modified V nin and
		added note related to the FSMC_NL pin; renamed BYPASS-REG REGOFF, and add IRROFF pin; renamed USART4/5 UART4/5. USART4 pins renamed UART4.
		Changed V_{SS} $_{SA}$ to V_{SS}, and V_{DD} $_{SA}$ pin reserved for future use.
		Updated maximum HSE crystal frequency to 26 MHz.
		Section 6.2: Absolute maximum ratings: Updated V <sub>IN</sub> minimum and maximum values and note related to five-volt tolerant inputs in <i>Table 11:</i> Voltage characteristics. Updated I <sub>INJ(PIN)</sub> maximum values and related notes in <i>Table 12: Current characteristics</i> .
25-Nov-2010	5	Updated V <sub>DDA</sub> minimum value in <i>Table 14: General operating conditions</i> .
		Added Note 2 and updated Maximum CPU frequency in <i>Table 15:</i> <i>Limitations depending on the operating power supply range</i> , and added <i>Figure 21: Number of wait states versus fCPU and VDD range</i> .
		Added brownout level 1, 2, and 3 thresholds in <i>Table 19: Embedded</i> reset and power control block characteristics.
		Changed f <sub>OSC_IN</sub> maximum value in <i>Table 30: HSE 4-26 MHz oscillator characteristics</i> .
		Changed f <sub>PLL_IN</sub> maximum value in <i>Table 34: Main PLL characteristics</i> , and updated jitter parameters in <i>Table 35: PLLI2S (audio PLL) characteristics</i> .
		Section 6.3.16: I/O port characteristics: updated V <sub>IH</sub> and V <sub>IL</sub> in Table 48: I/O AC characteristics.
		Added Note 1 below Table 47: Output voltage characteristics.
		Updated $R_{PD}$ and $R_{PU}$ parameter description in <i>Table 57: USB OTG FS DC electrical characteristics</i> .
		Updated V <sub>REF+</sub> minimum value in <i>Table 66: ADC characteristics</i> .
		Updated Table 71: Embedded internal reference voltage.
		Removed Ethernet and USB2 for 64-pin devices in Table 101: Main
		applications versus package for STM32F2xxx microcontrollers.
		Added <i>A.2: USB OTG full speed (FS) interface solutions</i> , removed "OTG FS connection with external PHY" figure, updated <i>Figure 87</i> , <i>Figure 88</i> , and <i>Figure 90</i> to add STULPI01B.

Table 97. Document revision history (continued)



Date	Revision	Changes
04-Nov-2013	11 (continued)	Removed Appendix A Application block diagrams. Updated Figure 77: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline and Table 87: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data. Updated Figure 80: LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline, Figure 83: LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline, Figure 86: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline. Updated Figure 88: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline and Figure 88: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline.
27-Oct-2014	12	Updated V <sub>BAT</sub> voltage range in <i>Figure 19: Power supply scheme</i> . Added caution note in <i>Section 6.1.6: Power supply scheme</i> . Updated V <sub>IN</sub> in <i>Table 14: General operating conditions</i> . Removed note 1 in <i>Table 23: Typical and maximum current consumptions in Stop mode</i> . Updated <i>Table 45: I/O current injection susceptibility</i> , <i>Section 6.3.16: I/O port characteristics</i> and <i>Section 6.3.17: NRST pin characteristics</i> . Removed note 3 in <i>Table 69: Temperature sensor characteristics</i> . Updated <i>Figure 79: WLCSP64+2 - 0.400 mm pitch wafer level chip size package outline</i> and <i>Table 88: WLCSP64+2 - 0.400 mm pitch wafer level chip size package mechanical data</i> . Added <i>Figure 83: LQFP100 marking (package top view)</i> and <i>Figure 86: LQFP144 marking (package top view)</i> .
2-Feb-2016	13	Updated Section 1: Introduction. Updated Table 32: HSI oscillator characteristics and its footnotes. Updated Figure 36: PLL output clock waveforms in center spread mode, Figure 37: PLL output clock waveforms in down spread mode, Figure 54: Power supply and reference decoupling (VREF+ not connected to VDDA) and Figure 55: Power supply and reference decoupling (VREF+ connected to VDDA). Updated Section 7: Package information and its subsections.

Table 97. Document revision history (continued)

