



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, SAI, SD, SPDIF-Rx, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	140
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	320K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f745iet6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f745iet6</a>

## Contents

<b>1</b>	<b>Description</b>	<b>12</b>
1.1	Full compatibility throughout the family	15
<b>2</b>	<b>Functional overview</b>	<b>17</b>
2.1	ARM® Cortex®-M7 with FPU	17
2.2	Memory protection unit	17
2.3	Embedded Flash memory	18
2.4	CRC (cyclic redundancy check) calculation unit	18
2.5	Embedded SRAM	18
2.6	AXI-AHB bus matrix	18
2.7	DMA controller (DMA)	19
2.8	Flexible memory controller (FMC)	20
2.9	Quad-SPI memory interface (QUADSPI)	21
2.10	LCD-TFT controller	21
2.11	Chrom-ART Accelerator™ (DMA2D)	21
2.12	Nested vectored interrupt controller (NVIC)	22
2.13	External interrupt/event controller (EXTI)	22
2.14	Clocks and startup	22
2.15	Boot modes	23
2.16	Power supply schemes	23
2.17	Power supply supervisor	24
2.17.1	Internal reset ON	24
2.17.2	Internal reset OFF	25
2.18	Voltage regulator	26
2.18.1	Regulator ON	26
2.18.2	Regulator OFF	27
2.18.3	Regulator ON/OFF and internal reset ON/OFF availability	30
2.19	Real-time clock (RTC), backup SRAM and backup registers	30
2.20	Low-power modes	31
2.21	V <sub>BAT</sub> operation	32
2.22	Timers and watchdogs	32
2.22.1	Advanced-control timers (TIM1, TIM8)	34

---

5.1.1	Minimum and maximum values .....	94
5.1.2	Typical values .....	94
5.1.3	Typical curves .....	94
5.1.4	Loading capacitor .....	94
5.1.5	Pin input voltage .....	94
5.1.6	Power supply scheme .....	95
5.1.7	Current consumption measurement .....	96
5.2	Absolute maximum ratings .....	96
5.3	Operating conditions .....	98
5.3.1	General operating conditions .....	98
5.3.2	VCAP1/VCAP2 external capacitor .....	100
5.3.3	Operating conditions at power-up / power-down (regulator ON) .....	101
5.3.4	Operating conditions at power-up / power-down (regulator OFF) .....	101
5.3.5	Reset and power control block characteristics .....	101
5.3.6	Over-drive switching characteristics .....	103
5.3.7	Supply current characteristics .....	103
5.3.8	Wakeup time from low-power modes .....	121
5.3.9	External clock source characteristics .....	122
5.3.10	Internal clock source characteristics .....	127
5.3.11	PLL characteristics .....	128
5.3.12	PLL spread spectrum clock generation (SSCG) characteristics .....	131
5.3.13	Memory characteristics .....	133
5.3.14	EMC characteristics .....	135
5.3.15	Absolute maximum ratings (electrical sensitivity) .....	137
5.3.16	I/O current injection characteristics .....	137
5.3.17	I/O port characteristics .....	138
5.3.18	NRST pin characteristics .....	144
5.3.19	TIM timer characteristics .....	145
5.3.20	RTC characteristics .....	145
5.3.21	12-bit ADC characteristics .....	145
5.3.22	Temperature sensor characteristics .....	151
5.3.23	V <sub>BAT</sub> monitoring characteristics .....	151
5.3.24	Reference voltage .....	151
5.3.25	DAC electrical characteristics .....	152
5.3.26	Communications interfaces .....	154
5.3.27	FMC characteristics .....	169
5.3.28	Quad-SPI interface characteristics .....	189

Table 42.	LSI oscillator characteristics . . . . .	128
Table 43.	Main PLL characteristics . . . . .	128
Table 44.	PLLI2S characteristics . . . . .	129
Table 45.	PLLISAI characteristics . . . . .	130
Table 46.	SSCG parameters constraint . . . . .	131
Table 47.	Flash memory characteristics . . . . .	133
Table 48.	Flash memory programming . . . . .	133
Table 49.	Flash memory programming with VPP . . . . .	134
Table 50.	Flash memory endurance and data retention . . . . .	135
Table 51.	EMS characteristics . . . . .	135
Table 52.	EMI characteristics . . . . .	136
Table 53.	ESD absolute maximum ratings . . . . .	137
Table 54.	Electrical sensitivities . . . . .	137
Table 55.	I/O current injection susceptibility . . . . .	138
Table 56.	I/O static characteristics . . . . .	138
Table 57.	Output voltage characteristics . . . . .	141
Table 58.	I/O AC characteristics . . . . .	142
Table 59.	NRST pin characteristics . . . . .	144
Table 60.	TIMx characteristics . . . . .	145
Table 61.	RTC characteristics . . . . .	145
Table 62.	ADC characteristics . . . . .	145
Table 63.	ADC static accuracy at $f_{ADC} = 18$ MHz . . . . .	147
Table 64.	ADC static accuracy at $f_{ADC} = 30$ MHz . . . . .	147
Table 65.	ADC static accuracy at $f_{ADC} = 36$ MHz . . . . .	148
Table 66.	ADC dynamic accuracy at $f_{ADC} = 18$ MHz - limited test conditions . . . . .	148
Table 67.	ADC dynamic accuracy at $f_{ADC} = 36$ MHz - limited test conditions . . . . .	148
Table 68.	Temperature sensor characteristics . . . . .	151
Table 69.	Temperature sensor calibration values . . . . .	151
Table 70.	$V_{BAT}$ monitoring characteristics . . . . .	151
Table 71.	internal reference voltage . . . . .	151
Table 72.	Internal reference voltage calibration values . . . . .	152
Table 73.	DAC characteristics . . . . .	152
Table 74.	Minimum I2CCLK frequency in all I2C modes . . . . .	154
Table 75.	I2C analog filter characteristics . . . . .	155
Table 76.	SPI dynamic characteristics . . . . .	156
Table 77.	I <sup>2</sup> S dynamic characteristics . . . . .	159
Table 78.	SAI characteristics . . . . .	161
Table 79.	USB OTG full speed startup time . . . . .	163
Table 80.	USB OTG full speed DC electrical characteristics . . . . .	163
Table 81.	USB OTG full speed electrical characteristics . . . . .	164
Table 82.	USB HS DC electrical characteristics . . . . .	164
Table 83.	USB HS clock timing parameters . . . . .	165
Table 84.	Dynamic characteristics: USB ULPI . . . . .	166
Table 85.	Dynamics characteristics: Ethernet MAC signals for SMI . . . . .	167
Table 86.	Dynamics characteristics: Ethernet MAC signals for RMII . . . . .	167
Table 87.	Dynamics characteristics: Ethernet MAC signals for MII . . . . .	168
Table 88.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . .	171
Table 89.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings . . . . .	171
Table 90.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . .	172
Table 91.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings . . . . .	173
Table 92.	Asynchronous multiplexed PSRAM/NOR read timings . . . . .	174
Table 93.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . .	174

## 2.3 Embedded Flash memory

The STM32F745xx and STM32F746xx devices embed a Flash memory of up to 1 Mbyte available for storing programs and data.

## 2.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify the data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean of verifying the Flash memory integrity. The CRC calculation unit helps to compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 2.5 Embedded SRAM

All the devices features:

- System SRAM up to 320 Kbytes:
  - SRAM1 on AHB bus Matrix: 240 Kbytes
  - SRAM2 on AHB bus Matrix: 16 Kbytes
  - DTCM-RAM on TCM interface (Tightly Coupled Memory interface): 64 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
  - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMAs and peripherals DMAs through specific AHB slave of the CPU. The TCM RAM instruction is reserved only for CPU. It is accessed at CPU clock speed with 0-wait states.

- 4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

## 2.6 AXI-AHB bus matrix

The STM32F745xx and STM32F746xx system architecture is based on 2 sub-systems:

- An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:
  - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
  - 1x AXI to 64-bit AHB bridge connected to the embedded flash
- A multi-AHB Bus-Matrix:
  - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and an efficient operation even when several high-speed peripherals work simultaneously.

**Table 12. STM32F745xx and STM32F746xx alternate function mapping (continued)**

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	
		SYS	TIM1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/CEC	I2C1/2/3/ 4/CEC	SPI1/2/3/ 4/5/6	SPI3/ SAI1	SPI2/3/U SART1/2/ 3/UART5/ SPDIFRX	SAI2/US ART6/UA RT4/5/7/8 /SPDIFRX	CAN1/2/T IM12/13/ 14/QUAD SPI/LCD	SAI2/QU ADSPi/O TG2_HS/ OTG1_FS	ETH/ OTG1_FS	FMC/SD MMC1/O TG2_FS	DCMI	LCD	SYS	
Port C	PC4	-	-	-	-	-	-	I2S1_M CK	-	-	SPDIFRX _IN2	-	-	ETH_MII_ RXD0/ET H_RMII_ RXD0	FMC_SD NE0	-	-	EVEN TOUT
	PC5	-	-	-	-	-	-	-	-	SPDIFRX _IN3	-	-	ETH_MII_ RXD1/ET H_RMII_ RXD1	FMC_SD CKE0	-	-	EVEN TOUT	
	PC6	-	-	TIM3_C H1	TIM8_CH 1	-	I2S2_M CK	-	-	USART6 _TX	-	-	-	SDMMC 1_D6	DCMI_D 0	LCD_HS YNC	EVEN TOUT	
	PC7	-	-	TIM3_C H2	TIM8_ CH2	-	-	I2S3_M CK	-	USART6 _RX	-	-	-	SDMMC 1_D7	DCMI_D 1	LCD_G6	EVEN TOUT	
	PC8	TRACE D1	-	TIM3_C H3	TIM8_ CH3	-	-	-	UART5_ RTS	USART6 _CK	-	-	-	SDMMC 1_D0	DCMI_D 2	-	EVEN TOUT	
	PC9	MCO2	-	TIM3_C H4	TIM8_ CH4	I2C3_SD A	I2S_CK1 N	-	UART5_ CTS	-	QUADSP I_BK1_IO 0	-	-	SDMMC 1_D1	DCMI_D 3	-	EVEN TOUT	
	PC10	-	-	-	-	-	-	SPI3_SC K/I2S3_ CK	USART3 _TX	UART4_T X	QUADSP I_BK1_IO 1	-	-	SDMMC 1_D2	DCMI_D 8	LCD_R2	EVEN TOUT	
	PC11	-	-	-	-	-	-	SPI3_MI SO	USART3 _RX	UART4_R X	QUADSP I_BK2_N CS	-	-	SDMMC 1_D3	DCMI_D 4	-	EVEN TOUT	
	PC12	TRACE D3	-	-	-	-	-	SPI3_M OSI/I2S3_ SD	USART3 _CK	UART5_T X	-	-	-	SDMMC 1_CK	DCMI_D 9	-	EVEN TOUT	
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT	
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT	
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT	

## 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T<sub>A</sub> = 25 °C and T<sub>A</sub> = T<sub>Amax</sub> (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3σ).

#### 5.1.2 Typical values

Unless otherwise specified, typical data are based on T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.3 V (for the 1.7 V ≤ V<sub>DD</sub> ≤ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

#### 5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 20](#).


#### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 21](#).



## 5.1.6 Power supply scheme

Figure 22. Power supply scheme



1. To connect BYPASS\_REG and PDR\_ON pins, refer to [Section 2.17: Power supply supervisor](#) and [Section 2.18: Voltage regulator](#)
2. The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
3. The 4.7  $\mu$ F ceramic capacitor must be connected to one of the V<sub>DD</sub> pin.
4. V<sub>DDA</sub>=V<sub>DD</sub> and V<sub>SSA</sub>=V<sub>SS</sub>.

**Caution:** Each power supply pair (V<sub>DD</sub>/V<sub>SS</sub>, V<sub>DPA</sub>/V<sub>SSA</sub> ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

1. Guaranteed by design.
2. The reset temporization is measured from the power-on (POR reset or wakeup from  $V_{BAT}$ ) to the instant when first instruction is read by the user application code.

### 5.3.6 Over-drive switching characteristics

When the over-drive mode switches from enabled to disabled or disabled to enabled, the system clock is stalled during the internal voltage set-up.

The over-drive switching characteristics are given in [Table 23](#). They are subject to general operating conditions for  $T_A$ .

**Table 23. Over-drive switching characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Tod_swen	Over_drive switch enable time	HSI	-	45	-	$\mu s$
		HSE max for 4 MHz and min for 26 MHz	45	-	100	
		External HSE 50 MHz	-	40	-	
Tod_swdis	Over_drive switch disable time	HSI	-	20	-	$\mu s$
		HSE max for 4 MHz and min for 26 MHz.	20	-	80	
		External HSE 50 MHz	-	15	-	

1. Guaranteed by design.

### 5.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [Figure 23: Current consumption measurement scheme](#).

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

### 5.3.8 Wakeup time from low-power modes

The wakeup times given in [Table 36](#) are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}=3.3$  V.

**Table 36. Low-power mode wakeup timings**

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
$t_{WUSLEEP}^{(2)}$	Wakeup from Sleep	-	13	13	CPU clock cycles
$t_{WUSTOP}^{(2)}$	Wakeup from Stop mode with MR/LP regulator in normal mode	Main regulator is ON	14	14.9	$\mu$ s
		Main regulator is ON and Flash memory in Deep power down mode	104.1	107.6	
		Low power regulator is ON	21.4	24.2	
		Low power regulator is ON and Flash memory in Deep power down mode	111.5	116.5	
$t_{WUSTOP}^{(2)}$	Wakeup from Stop mode with MR/LP regulator in Under-drive mode	Main regulator in under-drive mode (Flash memory in Deep power-down mode)	107.4	113.2	$\mu$ s
		Low power regulator in under-drive mode (Flash memory in Deep power-down mode )	112.7	120	
$t_{WUSTDBY}^{(2)}$	Wakeup from Standby mode	Exit Standby mode on rising edge	308	313	$\mu$ s
		Exit Standby mode on falling edge	307	313	

1. Guaranteed by characterization results.


2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first

Table 38. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSE\_ext}$	User External clock source frequency <sup>(1)</sup>	-	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
$V_{LSEL}$	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	
$t_w(LSE)$ $t_f(LSE)$	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
$t_r(LSE)$ $t_f(LSE)$	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	
$C_{in(LSE)}$	OSC32_IN input capacitance <sup>(1)</sup>		-	-	5	pF
DuC <sub>y</sub> (LSE)	Duty cycle	-	30	-	70	%
$I_L$	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	$\pm 1$	$\mu A$

1. Guaranteed by design.

Figure 30. High-speed external clock source AC timing diagram




ai17528

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 32*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

**Note:** For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).

**Figure 32. Typical application with an 8 MHz crystal**



1.  $R_{EXT}$  value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 40*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 40. LSE oscillator characteristics ( $f_{LSE} = 32.768$  kHz)<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD}$	LSE current consumption	LSEDRV[1:0]=00 Low drive capability	-	250	-	nA
		LSEDRV[1:0]=10 Medium low drive capability	-	300	-	
		LSEDRV[1:0]=01 Medium high drive capability	-	370	-	
		LSEDRV[1:0]=11 High drive capability	-	480	-	

The failure is indicated by an out of range parameter: ADC error above a certain limit ( $>5$  LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu\text{A}/+0 \mu\text{A}$  range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in [Table 55](#).

**Table 55. I/O current injection susceptibility<sup>(1)</sup>**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
$I_{INJ}$	Injected current on BOOT pin	- 0	NA	mA
	Injected current on NRST pin	- 0	NA	
	Injected current on PA0, PC0 pins	- 0	NA	
	Injected current on any other FT pin	- 5	NA	
	Injected current on any other pins	- 5	+5	

1. NA = not applicable.

**Note:** *It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*


### 5.3.17 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in [Table 56: I/O static characteristics](#) are derived from tests performed under the conditions summarized in [Table 17](#). All I/Os are CMOS and TTL compliant.

**Table 56. I/O static characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	FT, TTa and NRST I/O input low level voltage	$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	-	$0.35V_{DD} - 0.04$ <sup>(1)</sup>	V
	BOOT I/O input low level voltage	$1.75 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}, -40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$	-	-	$0.3V_{DD}$ <sup>(2)</sup>	
		$1.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}, 0^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$	-	-	$0.1V_{DD} + 0.1$ <sup>(1)</sup>	

**Figure 53. USB OTG full speed timings: definition of data signal rise and fall time****Table 81. USB OTG full speed electrical characteristics<sup>(1)</sup>**

Driver characteristics					
Symbol	Parameter	Conditions	Min	Max	Unit
$t_r$	Rise time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns
$t_f$	Fall time <sup>(2)</sup>	$C_L = 50 \text{ pF}$	4	20	ns
$t_{rfm}$	Rise/ fall time matching	$t_r/t_f$	90	110	%
$V_{CRS}$	Output signal crossover voltage	-	1.3	2.0	V
$Z_{DRV}$	Output driver impedance <sup>(3)</sup>	Driving high or low	28	44	$\Omega$

1. Guaranteed by design.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).
3. No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

### USB high speed (HS) characteristics

Unless otherwise specified, the parameters given in [Table 84](#) for ULPI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in [Table 83](#) and  $V_{DD}$  supply voltage conditions summarized in [Table 82](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 11, unless otherwise specified
- Capacitive load  $C = 20 \text{ pF}$ , unless otherwise specified
- Measurement points are done at CMOS levels:  $0.5V_{DD}$ .

Refer to [Section 5.3.17: I/O port characteristics](#) for more details on the input/output characteristics.

**Table 82. USB HS DC electrical characteristics**

Symbol	Parameter		Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	USB OTG HS operating voltage	1.7	3.6	V

1. All the voltages are measured from the local ground potential.

Table 83. USB HS clock timing parameters<sup>(1)</sup>

Symbol	Parameter		Min	Typ	Max	Unit
-	$f_{HCLK}$ value to guarantee proper operation of USB HS interface		30	-	-	MHz
$F_{START\_8BIT}$	Frequency (first transition) 8-bit ±10%		54	60	66	MHz
$F_{STEADY}$	Frequency (steady state) ±500 ppm		59.97	60	60.03	MHz
$D_{START\_8BIT}$	Duty cycle (first transition) 8-bit ±10%		40	50	60	%
$D_{STEADY}$	Duty cycle (steady state) ±500 ppm		49.975	50	50.025	%
$t_{STEADY}$	Time to reach the steady state frequency and duty cycle after the first transition		-	-	1.4	ms
$t_{START\_DEV}$	Clock startup time after the de-assertion of SuspendM	Peripheral	-	-	5.6	ms
$t_{START\_HOST}$		Host	-	-	-	
$t_{PREP}$	PHY preparation time after the first transition of the input clock		-	-	-	μs

1. Guaranteed by design.

Figure 54. ULPI timing diagram





Figure 61. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 94. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(NE)$	FMC_NE low time	$4T_{HCLK}-0.5$	$4T_{HCLK}+1.5$	ns
$t_v(NWE\_NE)$	FMC_NEx low to FMC_NWE low	$T_{HCLK}-1$	$T_{HCLK}+0.5$	
$t_w(NWE)$	FMC_NWE low time	$2T_{HCLK}-0.5$	$2T_{HCLK}+0.5$	
$t_h(NE\_NWE)$	FMC_NWE high to FMC_NE high hold time	$T_{HCLK}$	-	
$t_v(A\_NE)$	FMC_NEx low to FMC_A valid	-	0	
$t_v(NADV\_NE)$	FMC_NEx low to FMC_NADV low	0	0.5	
$t_w(NADV)$	FMC_NADV low time	$T_{HCLK}-0.5$	$T_{HCLK}+1.5$	
$t_h(AD\_NADV)$	FMC_AD(address) valid hold time after FMC_NADV high	$T_{HCLK}-2$	-	
$t_h(A\_NWE)$	Address hold time after FMC_NWE high	$T_{HCLK}$	-	
$t_h(BL\_NWE)$	FMC_BL hold time after FMC_NWE high	$T_{HCLK}-2$	-	
$t_v(BL\_NE)$	FMC_NEx low to FMC_BL valid	-	0	
$t_v(Data\_NADV)$	FMC_NADV high to Data valid	-	$T_{HCLK}+2$	
$t_h(Data\_NWE)$	Data hold time after FMC_NWE high	$T_{HCLK}+0.5$	-	

**Table 102. SDRAM read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_w(SDCLK)$	FMC_SDCLK period	$2T_{HCLK}-0.5$	$2T_{HCLK}+0.5$	ns
$t_{su}(SDCLKH\_Data)$	Data input setup time	3.5	-	
$t_h(SDCLKH\_Data)$	Data input hold time	1.5	-	
$t_d(SDCLKL\_Add)$	Address valid time	-	4	
$t_d(SDCLKL\_SDNE)$	Chip select valid time	-	0.5	
$t_h(SDCLKL\_SDNE)$	Chip select hold time	0	-	
$t_d(SDCLKL\_SDNRAS)$	SDNRAS valid time	-	0.5	
$t_h(SDCLKL\_SDNRAS)$	SDNRAS hold time	0	-	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS valid time	-	0.5	
$t_h(SDCLKL\_SDNCAS)$	SDNCAS hold time	0	-	


1. Guaranteed by characterization results.

**Table 103. LPDDR SDRAM read timings<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
$t_w(SDCLK)$	FMC_SDCLK period	$2T_{HCLK}-0.5$	$2T_{HCLK}+0.5$	ns
$t_{su}(SDCLKH\_Data)$	Data input setup time	3	-	
$t_h(SDCLKH\_Data)$	Data input hold time	1.5	-	
$t_d(SDCLKL\_Add)$	Address valid time	-	3.5	
$t_d(SDCLKL\_SDNE)$	Chip select valid time	-	0.5	
$t_h(SDCLKL\_SDNE)$	Chip select hold time	0	-	
$t_d(SDCLKL\_SDNRAS)$	SDNRAS valid time	-	0.5	
$t_h(SDCLKL\_SDNRAS)$	SDNRAS hold time	0	-	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS valid time	-	0.5	
$t_h(SDCLKL\_SDNCAS)$	SDNCAS hold time	0	-	

1. Guaranteed by characterization results.

Figure 71. SDRAM write access waveforms


Table 104. SDRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
$t_w(SDCLK)$	FMC_SDCLK period	$2T_{HCLK}-0.5$	$2T_{HCLK}+0.5$	ns
$t_d(SDCLKL\_Data)$	Data output valid time	-	2	
$t_h(SDCLKL\_Data)$	Data output hold time	0.5	-	
$t_d(SDCLKL\_Add)$	Address valid time	-	4	
$t_d(SDCLKL\_SDNWE)$	SDNWE valid time	-	0.5	
$t_h(SDCLKL\_SDNWE)$	SDNWE hold time	0	-	
$t_d(SDCLKL\_SDNE)$	Chip select valid time	-	0.5	
$t_h(SDCLKL\_SDNE)$	Chip select hold time	0	-	
$t_d(SDCLKL\_SDNRAS)$	SDNRAS valid time	-	0.5	
$t_h(SDCLKL\_SDNRAS)$	SDNRAS hold time	0	-	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS valid time	-	0.5	
$t_d(SDCLKL\_SDNCAS)$	SDNCAS hold time	0	-	

1. Guaranteed by characterization results.

## 6.4 LQFP144, 20 x 20 mm low-profile quad flat package information

Figure 88. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline




1. Drawing is not to scale.

Table 117. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874

## 6.7 UFBGA 176+25, 10 x 10 x 0.65 mm ultra thin-pitch ball grid array package information

**Figure 97. UFBGA 176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package outline**



1. Drawing is not to scale.

**Table 120. UFBGA 176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package mechanical data**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.002	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	9.950	10.000	10.050	0.3917	0.3937	0.3957
E	9.950	10.000	10.050	0.3917	0.3937	0.3957
e	-	0.650	-	-	0.0256	-
F	0.400	0.450	0.500	0.0157	0.0177	0.0197
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 6.9 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A$  max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$  max),
- $P_{INT}$  max is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O}$  max represents the maximum power dissipation on output pins where:

$$P_{I/O} \text{ max} = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Table 124. Package thermal characteristics

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	<b>Thermal resistance junction-ambient</b> LQFP100 - 14 × 14 mm / 0.5 mm pitch	43	°C/W
	<b>Thermal resistance junction-ambient</b> TFBGA100 - 8 × 8 mm / 0.8 mm pitch	57	
	<b>Thermal resistance junction-ambient</b> WL CSP143	31.2	
	<b>Thermal resistance junction-ambient</b> LQFP144 - 20 × 20 mm / 0.5 mm pitch	40	
	<b>Thermal resistance junction-ambient</b> LQFP176 - 24 × 24 mm / 0.5 mm pitch	38	
	<b>Thermal resistance junction-ambient</b> LQFP208 - 28 × 28 mm / 0.5 mm pitch	19	
	<b>Thermal resistance junction-ambient</b> UFBGA176 - 10 × 10 mm / 0.5 mm pitch	39	
	<b>Thermal resistance junction-ambient</b> TFBGA216 - 13 × 13 mm / 0.8 mm pitch	29	

### Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org).