



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	21
Program Memory Size	7.5KB (7.5K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 6x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mchc908gr8cfaer

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# MC68HC908GR8 MC68HC908GR4

Technical Data — Rev 4.0

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Motorola and (A) are registered trademarks of Motorola, Inc. DigitalDNA is a trademark of Motorola, Inc.

© Motorola, Inc., 2002

Technical Data

MC68HC908GR8 — Rev 4.0

#### **General Description**

#### 1.6.10 Port C I/O Pins (PTC1-PTC0)

PTC1–PTC0 are general-purpose, bidirectional I/O port pins. See Input/Output Ports (I/O). PTC0 and PTC1 are only available on 32-pin QFP packages.

These port pins also have selectable pullups when configured for input mode. The pullups are disengaged when configured for output mode. The pullups are selectable on an individual port bit basis.

#### 1.6.11 Port D I/O Pins (PTD6/T2CH0-PTD0/SS)

PTD6–PTD0 are special-function, bidirectional I/O port pins. PTD3–PTD0 can be programmed to be serial peripheral interface (SPI) pins, while PTD6–PTD4 can be individually programmed to be timer interface module (TIM1 and TIM2) pins. See Timer Interface Module (TIM), Serial Peripheral Interface (SPI), and Input/Output Ports (I/O).

These port pins also have selectable pullups when configured for input mode. The pullups are disengaged when configured for output mode. The pullups are selectable on an individual port bit basis.

When the port pins are configured for special-function mode (SPI, TIM1, TIM2), pullups can be selectable on an individual port pin basis.

#### 1.6.12 Port E I/O Pins (PTE1/RxD-PTE0/TxD)

PTE1–PTE0 are special-function, bidirectional I/O port pins. These pins can also be programmed to be serial communications interface (SCI) pins. See Serial Communications Interface (SCI) and Input/Output Ports (I/O).

**NOTE:** Any unused inputs and I/O ports should be tied to an appropriate logic level (either  $V_{DD}$  or  $V_{SS}$ ). Although the I/O ports of the MC68HC908GR8 do not require termination, termination is recommended to reduce the possibility of electro-static discharge damage.

MC68HC908GR8 — Rev 4.0

Semiconductor, Inc

reescale

## **Memory Map**

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
		Read:								
\$000A Unimple	Unimplemented	Write:								
		Reset:	0	0	0	0	0	0	0	0
		Read:								
\$000B	Unimplemented	Write:								
		Reset:	0	0	0	0	0	0	0	0
		Read:	0	0	0	0	0	0		
\$000C	Data Direction Register E	Write:							DDRET	DDREU
	(DDRE)	Reset:	0	0	0	0	0	0	0	0
		Read:	0	0	0	0				
\$000D	Port A Input Pullup Enable	Write:					PTAPUE3	PTAPUE2	PTAPUET	PTAPUE0
		Reset:	0	0	0	0	0	0	0	0
		Read:	0	0	0	0	0	0	DTODUEA	DTODUES
\$000E Port C Input Pullup Enable Register (PTCPUE)	Write:							PICPUET	PICPUE0	
	Reset:	0	0	0	0	0	0	0	0	
\$000F Port D Input Pullup Enable Register (PTDPUE)	Read:	0		DTDDUES		DTDDUES	DTDDUES	DTDDUE4		
	Write:		PIDPUE6	PIDPUE5	PIDPUE4	PIDPUE3	PIDPUE2	PIDPUEI	PIDPUE0	
	Reset:	0	0	0	0	0	0	0	0	
		Read:		DMAS						
\$0010	SPI Control Register	Write:	SPRIE		SPMSTR	CPOL	СРНА	SPWOM	SPE	SPIIE
	(SPCK)	Reset:	0	0	1	0	1	0	0	0
		Read:	SPRF		OVRF	MODF	SPTE			
\$0011	SPI Status and Control	Write:		ERRIE				MODFEN	SPR1	SPR0
	Register (SPSCR)	Reset:	0	0	0	0	1	0	0	0
		Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$0012	SPI Data Register	Write:	T7	T6	T5	T4	T3	T2	T1	T0
	(SPDR)	Reset:				Unaffecte	d by reset			
		Read:								
\$0013	SCI Control Register 1	Write:	LOOPS	S ENSCI TXINV M WAKE	WAKE	ILTY	PEN	PTY		
	(SUCI)	Reset:	0	0	0	0	0	0	0	0
			= Unimplemented R = Rese		R = Reserv	= Reserved U = Unaffe				
				ı .						

Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 8)

**Technical Data** 

MC68HC908GR8 — Rev 4.0

#### Low Power Modes

#### 3.13.2 Stop Mode

The TIM is inactive in stop mode. The STOP instruction does not affect register states or the state of the TIM counter. TIM operation resumes when the MCU exits stop mode after an external interrupt.

#### 3.14 Timebase Module (TBM)

#### 3.14.1 Wait Mode

The timebase module remains active after execution of the WAIT instruction. In wait mode, the timebase register is not accessible by the CPU.

If the timebase functions are not required during wait mode, reduce the power consumption by stopping the timebase before enabling the WAIT instruction.

#### 3.14.2 Stop Mode

The timebase module may remain active after execution of the STOP instruction if the oscillator has been enabled to operate during stop mode through the OSCSTOPEN bit in the CONFIG register. The timebase module can be used in this mode to generate a periodic wakeup from stop mode.

If the oscillator has not been enabled to operate in stop mode, the timebase module will not be active during stop mode. In stop mode, the timebase register is not accessible by the CPU.

If the timebase functions are not required during stop mode, reduce the power consumption by stopping the timebase before enabling the STOP instruction.

MC68HC908GR8 — Rev 4.0

# Section 9. Computer Operating Properly (COP)

#### 9.1 Contents

9.2	Introduction
9.3	Functional Description133
9.4	I/O Signals
9.5	COP Control Register
9.6	Interrupts
9.7	Monitor Mode
9.8	Low-Power Modes
9.9	COP Module During Break Mode

#### 9.2 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the CONFIG register.

#### 9.3 Functional Description

Figure 9-1 shows the structure of the COP module.

MC68HC908GR8 — Rev 4.0

MOTOROLA

# **Central Processing Unit (CPU)**

Source	Operation	Description		Effect on CCR					ress e	ode	rand	les
Form			۷	Н	I	Ν	z	С	Add Mod	Opc	Ope	Cyc
NEG opr NEGA NEGX NEG opr,X NEG opr,SP	Negate (Two's Complement)	$\begin{array}{l} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$	\$	_	_	\$	¢	\$	DIR INH INH IX1 IX SP1	30 40 50 60 70 9E60	dd ff ff	4 1 4 3 5
NOP	No Operation	None	-	-	-	-	-	-	INH	9D		1
NSA	Nibble Swap A	A ← (A[3:0]:A[7:4])	-	-	-	-	-	-	INH	62		3
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA opr,SP ORA opr,SP	Inclusive OR A and M	$A \gets (A) \mid (M)$	0	_	_	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP1 SP2	AA BA CA DA EA FA 9EEA 9EDA	ii dd hh II ee ff ff ee ff	2 3 4 4 3 2 4 5
PSHA	Push A onto Stack	$Push\ (A);\ SP \leftarrow (SP) - 1$	-	-	-	-	-	-	INH	87		2
PSHH	Push H onto Stack	Push (H); SP $\leftarrow$ (SP) – 1	-	-	-	-	-	-	INH	8B		2
PSHX	Push X onto Stack	Push (X); SP $\leftarrow$ (SP) – 1	-	-	-	-	-	-	INH	89		2
PULA	Pull A from Stack	$SP \leftarrow (SP + 1); Pull(A)$	-	-	-	-	-	-	INH	86		2
PULH	Pull H from Stack	$SP \gets (SP + 1);  Pull  (H)$	-	-	-	-	-	-	INH	8A		2
PULX	Pull X from Stack	$SP \leftarrow (SP + 1); Pull (X)$	-	-	-	-	-	-	INH	88		2
ROL opr ROLA ROLX ROL opr,X ROL ,X ROL opr,SP	Rotate Left through Carry	- <b>C</b>	\$	-	-	¢	¢	\$	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	4 1 4 3 5
ROR opr RORA RORX ROR opr,X ROR ,X ROR opr,SP	Rotate Right through Carry		\$	_	_	\$	¢	\$	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	4 1 4 3 5
RSP	Reset Stack Pointer	$SP \gets \$FF$	-	-	-	-	-	-	INH	9C		1
RTI	Return from Interrupt	$\begin{array}{l} SP \leftarrow (SP) + 1;  Pull  (CCR) \\ \qquad SP \leftarrow (SP) + 1;  Pull  (A) \\ \qquad SP \leftarrow (SP) + 1;  Pull  (X) \\ \qquad SP \leftarrow (SP) + 1;  Pull  (PCH) \\ \qquad SP \leftarrow (SP) + 1;  Pull  (PCL) \end{array}$	\$	\$	\$	¢	¢	\$	INH	80		7
RTS	Return from Subroutine	$SP \leftarrow SP + 1; Pull (PCH)$ $SP \leftarrow SP + 1; Pull (PCL)$	_	-	_	_	_	_	INH	81		4

**Technical Data** 

**Central Processing Unit (CPU)** 

**Technical Data** 

MC68HC908GR8 — Rev 4.0

## **External Interrupt (IRQ)**

#### 12.5 IRQ1 Pin

A logic 0 on the IRQ1 pin can latch an interrupt request into the IRQ latch. A vector fetch, software clear, or reset clears the IRQ latch.

If the MODE bit is set, the IRQ1 pin is both falling-edge-sensitive and low-level-sensitive. With MODE set, both of the following actions must occur to clear IRQ:

- Vector fetch or software clear A vector fetch generates an interrupt acknowledge signal to clear the latch. Software may generate the interrupt acknowledge signal by writing a logic 1 to the ACK bit in the interrupt status and control register (INTSCR). The ACK bit is useful in applications that poll the IRQ1 pin and require software to clear the IRQ latch. Writing to the ACK bit prior to leaving an interrupt service routine can also prevent spurious interrupts due to noise. Setting ACK does not affect subsequent transitions on the IRQ1 pin. A falling edge that occurs after writing to the ACK bit another interrupt request. If the IRQ mask bit, IMASK, is clear, the CPU loads the program counter with the vector address at locations \$FFFA and \$FFFB.
- Return of the IRQ1 pin to logic 1 As long as the IRQ1 pin is at logic 0, IRQ remains active.

The vector fetch or software clear and the return of the IRQ1 pin to logic 1 may occur in any order. The interrupt request remains pending as long as the  $\overline{IRQ1}$  pin is at logic 0. A reset will clear the latch and the MODE control bit, thereby clearing the interrupt even if the pin stays low.

If the MODE bit is clear, the IRQ1 pin is falling-edge-sensitive only. With MODE clear, a vector fetch or software clear immediately clears the IRQ latch.

Technical Data





#### 14.4.1 Polled LVI Operation

In applications that can operate at V<sub>DD</sub> levels below the V<sub>TRIPF</sub> level, software can monitor V<sub>DD</sub> by polling the LVIOUT bit. In the configuration register, the LVIPWRD bit must be at logic 0 to enable the LVI module, and the LVIRSTD bit must be at logic 1 to disable LVI resets.

#### 14.4.2 Forced Reset Operation

In applications that require  $V_{DD}$  to remain above the  $V_{TRIPF}$  level, enabling LVI resets allows the LVI module to reset the MCU when  $V_{DD}$ falls below the  $V_{TRIPF}$  level. In the configuration register, the LVIPWRD and LVIRSTD bits must be at logic 0 to enable the LVI module and to enable LVI resets.

#### 14.4.3 Voltage Hysteresis Protection

Once the LVI has triggered (by having V<sub>DD</sub> fall below V<sub>TRIPF</sub>), the LVI will maintain a reset condition until V<sub>DD</sub> rises above the rising trip point voltage, V<sub>TRIPR</sub>. This prevents a condition in which the MCU is continually entering and exiting reset if V<sub>DD</sub> is approximately equal to V<sub>TRIPF</sub>. V<sub>TRIPR</sub> is greater than V<sub>TRIPF</sub> by the hysteresis voltage, V<sub>HYS</sub>.

186

MC68HC908GR8 - Rev 4.0

condition (logic 1). Clearing and then setting TE during a transmission queues an idle character to be sent after the character currently being transmitted. Reset clears the TE bit.

- 1 = Transmitter enabled
- 0 = Transmitter disabled
- **NOTE:** Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.
  - RE Receiver Enable Bit

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver but does not affect receiver interrupt flag bits. Reset clears the RE bit.

- 1 = Receiver enabled
- 0 = Receiver disabled
- **NOTE:** Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.
  - RWU Receiver Wakeup Bit

This read/write bit puts the receiver in a standby state during which receiver interrupts are disabled. The WAKE bit in SCC1 determines whether an idle input or an address mark brings the receiver out of the standby state and clears the RWU bit. Reset clears the RWU bit.

- 1 = Standby state
- 0 = Normal operation
- SBK Send Break Bit

Setting and then clearing this read/write bit transmits a break character followed by a logic 1. The logic 1 after the break character guarantees recognition of a valid start bit. If SBK remains set, the transmitter continuously transmits break characters with no logic 1s between them. Reset clears the SBK bit.

- 1 = Transmit break characters
- 0 = No break characters being transmitted
- **NOTE:** Do not toggle the SBK bit immediately after setting the SCTE bit. Toggling SBK before the preamble begins causes the SCI to send a break character instead of a preamble.

MC68HC908GR8 - Rev 4.0

#### Serial Communications Interface (SCI)

#### OR — Receiver Overrun Bit

This clearable, read-only bit is set when software fails to read the SCDR before the receive shift register receives the next character. The OR bit generates an SCI error CPU interrupt request if the ORIE bit in SCC3 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading SCS1 with OR set and then reading the SCDR. Reset clears the OR bit.

- 1 = Receive shift register full and SCRF = 1
- 0 = No receiver overrun

Software latency may allow an overrun to occur between reads of SCS1 and SCDR in the flag-clearing sequence. Figure 18-13 shows the normal flag-clearing sequence and an example of an overrun caused by a delayed flag-clearing sequence. The delayed read of SCDR does not clear the OR bit because OR was not set when SCS1 was read. Byte 2 caused the overrun and is lost. The next flag-clearing sequence reads byte 3 in the SCDR instead of byte 2.

In applications that are subject to software latency or in which it is important to know which byte is lost due to an overrun, the flagclearing routine can check the OR bit in a second read of SCS1 after reading the data register.

NF — Receiver Noise Flag Bit

This clearable, read-only bit is set when the SCI detects noise on the PE1/RxD pin. NF generates an NF CPU interrupt request if the NEIE bit in SCC3 is also set. Clear the NF bit by reading SCS1 and then reading the SCDR. Reset clears the NF bit.

- 1 = Noise detected
- 0 = No noise detected
- FE Receiver Framing Error Bit

This clearable, read-only bit is set when a logic 0 is accepted as the stop bit. FE generates an SCI error CPU interrupt request if the FEIE bit in SCC3 also is set. Clear the FE bit by reading SCS1 with FE set and then reading the SCDR. Reset clears the FE bit.

- 1 = Framing error detected
- 0 = No framing error detected

#### 18.9.6 SCI Data Register

The SCI data register (SCDR) is the buffer between the internal data bus and the receive and transmit shift registers. Reset has no effect on data in the SCI data register.

Address:	\$0018							
	Bit 7	6	5	4	3	2	1	Bit 0
Read:	R7	R6	R5	R4	R3	R2	R1	R0
Write:	T7	T6	T5	T4	T3	T2	T1	T0
Reset:				Unaffecte	d bv reset			

Figure 18-15. SCI Data Register (SCDR)

R7/T7-R0/T0 - Receive/Transmit Data Bits

Reading address \$0018 accesses the read-only received data bits, R7:R0. Writing to address \$0018 writes the data to be transmitted, T7:T0. Reset has no effect on the SCI data register.

**NOTE:** Do not use read/modify/write instructions on the SCI data register.

#### 18.9.7 SCI Baud Rate Register

The baud rate register (SCBR) selects the baud rate for both the receiver and the transmitter.



# Section 19. System Integration Module (SIM)

#### **19.1 Contents**

19.2	Introduction
19.3	SIM Bus Clock Control and Generation
19.4	Reset and System Initialization
19.5	SIM Counter
19.6	Exception Control
19.7	Low-Power Modes
19.8	SIM Registers

#### **19.2 Introduction**

This section describes the system integration module (SIM). Together with the CPU, the SIM controls all MCU activities. A block diagram of the SIM is shown in Figure 19-1. Table 19-1 is a summary of the SIM input/output (I/O) registers. The SIM is a system state controller that coordinates CPU and exception timing. The SIM is responsible for:

- Bus clock generation and control for CPU and peripherals:
  - Stop/wait/reset/break entry and recovery
  - Internal clock control
- Master reset control, including power-on reset (POR) and COP timeout
- Interrupt control:
  - Acknowledge timing
  - Arbitration control timing

#### MC68HC908GR8 - Rev 4.0







Figure 19-9. Interrupt Recovery Timing

#### Timebase Module (TBM)

**NOTE:** Do not change TBR2–TBR0 bits while the timebase is enabled (TBON = 1).

TACK— Timebase ACKnowledge

The TACK bit is a write-only bit and always reads as 0. Writing a logic 1 to this bit clears TBIF, the timebase interrupt flag bit. Writing a logic 0 to this bit has no effect.

- 1 = Clear timebase interrupt flag
- 0 = No effect
- TBIE Timebase Interrupt Enabled

This read/write bit enables the timebase interrupt when the TBIF bit becomes set. Reset clears the TBIE bit.

1 = Timebase interrupt enabled

0 = Timebase interrupt disabled

**TBON** — Timebase Enabled

This read/write bit enables the timebase. Timebase may be turned off to reduce power consumption when its function is not necessary. The counter can be initialized by clearing and then setting this bit. Reset clears the TBON bit.

- 1 = Timebase enabled
- 0 = Timebase disabled and the counter initialized to 0s

#### 21.6 Interrupts

The timebase module can interrupt the CPU on a regular basis with a rate defined by TBR2:TBR0. When the timebase counter chain rolls over, the TBIF flag is set. If the TBIE bit is set, enabling the timebase interrupt, the counter chain overflow will generate a CPU interrupt request.

Interrupts must be acknowledged by writing a logic 1 to the TACK bit.

**Technical Data** 

MC68HC908GR8 — Rev 4.0

#### 22.5.2 Input Capture

With the input capture function, the TIM can capture the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the TIM latches the contents of the TIM counter into the TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is programmable. Input captures can generate TIM CPU interrupt requests.

#### 22.5.3 Output Compare

With the output compare function, the TIM can generate a periodic pulse with a programmable polarity, duration, and frequency. When the counter reaches the value in the registers of an output compare channel, the TIM can set, clear, or toggle the channel pin. Output compares can generate TIM CPU interrupt requests.

#### 22.5.4 Unbuffered Output Compare

Any output compare channel can generate unbuffered output compare pulses as described in Output Compare. The pulses are unbuffered because changing the output compare value requires writing the new value over the old value currently in the TIM channel registers.

An unsynchronized write to the TIM channel registers to change an output compare value could cause incorrect operation for up to two counter overflow periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that counter overflow period. Also, using a TIM overflow interrupt routine to write a new, smaller output compare value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the output compare value on channel x:

MC68HC908GR8 — Rev 4.0

Electrical Specifications Output Low-Voltage Characteristics







 $V_{OL} < 0.3 V @ I_{OL} = 0.5 mA$  $V_{OL} < 1.0 V @ I_{OL} = 6.0 mA$ 

Figure 23-12. Typical Low-Side Driver Characteristics – Ports PTB5–PTB0, PTD6–PTD0, and PTE1–PTE0 (V<sub>DD</sub> = 2.7 Vdc)

MOTOROLA

Electrical Specifications 5.0 V SPI Characteristics

Diagram Number <sup>(1)</sup>	Characteristic <sup>(2)</sup>	Symbol	Min	Мах	Unit
	Operating frequency Master Slave	f <sub>OP(M)</sub> f <sub>OP(S)</sub>	f <sub>OP</sub> /128 DC	f <sub>OP</sub> /2 f <sub>OP</sub>	MHz MHz
1	Cycle time Master Slave	t <sub>CYC(M)</sub> t <sub>CYC(S)</sub>	2 1	128 —	t <sub>cyc</sub> t <sub>cyc</sub>
2	Enable lead time	t <sub>Lead(S)</sub>	1	_	t <sub>cyc</sub>
3	Enable lag time	t <sub>Lag(S)</sub>	1	_	t <sub>cyc</sub>
4	Clock (SPSCK) high time Master Slave	t <sub>SCKH(M)</sub> t <sub>SCKH(S)</sub>	t <sub>cyc</sub> –25 1/2 t <sub>cyc</sub> –25	64 t <sub>cyc</sub>	ns ns
5	Clock (SPSCK) low time Master Slave	t <sub>SCKL(M)</sub> t <sub>SCKL(S)</sub>	t <sub>cyc</sub> –25 1/2 t <sub>cyc</sub> –25	64 t <sub>cyc</sub>	ns ns
6	Data setup time (inputs) Master Slave	t <sub>SU(M)</sub> t <sub>SU(S)</sub>	30 30		ns ns
7	Data hold time (inputs) Master Slave	t <sub>H(M)</sub> t <sub>H(S)</sub>	30 30		ns ns
8	Access time, slave <sup>(3)</sup> CPHA = 0 CPHA = 1	t <sub>A(CP0)</sub> t <sub>A(CP1)</sub>	0 0	40 40	ns ns
9	Disable time, slave <sup>(4)</sup>	t <sub>DIS(S)</sub>	_	40	ns
10	Data valid time, after enable edge Master Slave <sup>(5)</sup>	t <sub>∨(M)</sub> t <sub>∨(S)</sub>		50 50	ns ns
11	Data hold time, outputs, after enable edge Master Slave	t <sub>HO(M)</sub> t <sub>HO(S)</sub>	0 0		ns ns

## 23.13 5.0 V SPI Characteristics

Notes:

1. Numbers refer to dimensions in Figure 23-16 and Figure 23-17.

2. All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless noted; 100 pF load on all SPI pins.

3. Time to data active from high-impedance state

4. Hold time to high-impedance state

5. With 100 pF on all SPI pins

MC68HC908GR8 - Rev 4.0

**Electrical Specifications** 

379



Note: This first clock edge is generated internally, but is not seen at the SPSCK pin.





Note: This last clock edge is generated internally, but is not seen at the SPSCK pin.

b) SPI Master Timing (CPHA = 1)

#### Figure 23-16. SPI Master Timing

MOTOROLA

## **Ordering Information**

#### 25.3 MC Order Numbers

#### Table 25-1. MC Order Numbers

	MC Order Number <sup>(1)</sup>	Operating Temperature Range (°C)
Production Parts	MC68HC908GR8CP MC68HC908GR8CFA MC68HC908GR8CDW MC68HC908GR8VFA MC68HC908GR8VP MC68HC908GR8VDW MC68HC908GR8MFA MC68HC908GR8MP MC68HC908GR8MDW	$\begin{array}{r} -40 \text{ to } +85 \\ -40 \text{ to } +85 \\ -40 \text{ to } +85 \\ -40 \text{ to } +105 \\ -40 \text{ to } +105 \\ -40 \text{ to } +105 \\ -40 \text{ to } +125 \end{array}$
	MC68HC908GR4CP MC68HC908GR4CFA MC68HC908GR4CDW MC68HC908GR4VFA MC68HC908GR4VP MC68HC908GR4VDW MC68HC908GR4MFA MC68HC908GR4MP MC68HC908GR4MDW	$\begin{array}{r} -40 \text{ to } +85 \\ -40 \text{ to } +85 \\ -40 \text{ to } +85 \\ -40 \text{ to } +105 \\ -40 \text{ to } +105 \\ -40 \text{ to } +105 \\ -40 \text{ to } +125 \\ -40 \text{ to } +125 \\ -40 \text{ to } +125 \end{array}$
Tano and Reel	MC908GR8CFAR2 MC908GR8CDWR2 MC908GR8VFAR2 MC908GR8VDWR2 MC908GR8MFAR2 MC908GR8MDWR2	- 40 to + 85 - 40 to + 85 - 40 to + 105 - 40 to + 105 - 40 to + 125 - 40 to + 125
	MC908GR4CFAR2 MC908GR4CDWR2 MC908GR4VFAR2 MC908GR4VDWR2 MC908GR4MFAR2 MC908GR4MDWR2	- 40 to + 85 - 40 to + 85 - 40 to + 105 - 40 to + 105 - 40 to + 125 - 40 to + 125

1. FA = quad flat pack P = plastic dual in line package

DW = Small outline integrated circuit (SOIC) package