



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	240MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, MMC/SD, QSPI, SCI, SPI, SSI, UART/USART, USB
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	126
Program Memory Size	4MB (4M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	640K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 21x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LFQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs7g27h3a01cfc-aa0

Table 1.13 Data processing (2/2)

Feature	Functional description
Sampling Rate Converter (SRC)	<p>The SRC converts the sampling rate of data produced by various audio decoders, such as the WMA, MP3, and AAC. Both 16-bit stereo and monaural data are supported. The sampling rate of the input signal can be one of the following:</p> <ul style="list-style-type: none"> • 8 kHz • 11.025 kHz • 12 kHz • 16 kHz • 22.05 kHz • 24 kHz • 32 kHz • 44.1 kHz • 48 kHz. <p>The sampling rate of the output signal can be one of the following:</p> <ul style="list-style-type: none"> • 8 kHz • 16 kHz • 32 kHz • 44.1 kHz • 48 kHz. <p>Independent FIFOs are provided for input and output. In a typical application, a DMA controller can be used to transfer PCM audio data from SRAM, for example, to the SRC. Sample-converted audio data from the SRC can then be transferred using the DMA Controller to the SSI, from where it can be transmitted to an external audio codec. See section 42, Sampling Rate Converter (SRC) in User's Manual.</p>

Table 1.14 Security

Feature	Functional description
Secure Crypto Engine 7 (SCE7)	<ul style="list-style-type: none"> • Security algorithms: <ul style="list-style-type: none"> - Symmetric algorithms: AES, 3DES, and ARC4 - Asymmetric algorithms: RSA, DSA, and DLP. • Other support features: <ul style="list-style-type: none"> - TRNG (True Random Number Generator) - Hash-value generation: SHA1, SHA224, SHA256, GHASH - 128-bit unique ID.

Table 1.16 Pin functions (2/5)

Function	Signal	I/O	Description
SDRAM interface	CKE	Output	SDRAM clock enable signal.
	SDCS	Output	SDRAM chip select signal, active LOW.
	RAS	Output	SDRAM low address strobe signal, active LOW.
	CAS	Output	SDRAM column address strobe signal, active LOW.
	WE	Output	SDRAM write enable signal, active LOW.
	DQM0	Output	SDRAM I/O data mask enable signal for DQ07 to DQ00.
	DQM1	Output	SDRAM I/O data mask enable signal for DQ15 to DQ08.
	A00 to A15	Output	Address bus.
Interrupt	DQ00 to DQ15	I/O	Data bus.
	NMI	Input	Non-maskable interrupt request pin.
GPT	IRQ0 to IRQ15	Input	Maskable interrupt request pins.
	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pins.
	GTIOC0A to GTIOC13A, GTIOC0B to GTIOC13B	I/O	Input capture, output compare, or PWM output pins.
	GTIU	Input	Hall sensor input pin U.
	GTIV	Input	Hall sensor input pin V.
	GTIW	Input	Hall sensor input pin W.
	GTOUUP	Output	Three-phase PWM output for BLDC motor control (positive U phase).
	GTOULO	Output	Three-phase PWM output for BLDC motor control (negative U phase).
	GTOVUP	Output	Three-phase PWM output for BLDC motor control (positive V phase).
	GTOVLO	Output	Three-phase PWM output for BLDC motor control (negative V phase).
AGT	GTOWUP	Output	Three-phase PWM output for BLDC motor control (positive W phase).
	GTOWLO	Output	Three-phase PWM output for BLDC motor control (negative W phase).
	AGTEE0, AGTEE1	Input	External event input enable signals.
	AGTIO0, AGTIO1	I/O	External event input and pulse output pins.
	AGTO0, AGTO1	Output	Pulse output pins.
RTC	AGTOA0, AGTOA1	Output	Output compare match A output pins.
	AGTOB0, AGTOB1	Output	Output compare match B output pins.
SCI	RTCOUT	Output	Output pin for 1-Hz or 64-Hz clock.
	RTCIC0 to RTCIC2	Input	Time capture event input pins.
IIC	SCK0 to SCK9	I/O	Input/output pins for the clock (clock synchronous mode).
	RXD0 to RXD9	Input	Input pins for received data (asynchronous mode/clock synchronous mode).
	TXD0 to TXD9	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode).
	CTS0_RTS0 to CTS9_RTS9	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active LOW.
	SCL0 to SCL9	I/O	Input/output pins for the IIC clock (simple IIC).
	SDA0 to SDA9	I/O	Input/output pins for the IIC data (simple IIC).
	SCK0 to SCK9	I/O	Input/output pins for the clock (simple SPI).
	MISO0 to MISO9	I/O	Input/output pins for slave transmission of data (simple SPI).
	MOSI0 to MOSI9	I/O	Input/output pins for master transmission of data (simple SPI).
	SS0 to SS9	Input	Chip-select input pins (simple SPI), active LOW.
	SCL0 to SCL2	I/O	Input/output pins for the clock.
	SDA0 to SDA2	I/O	Input/output pins for data.

Table 1.17 Pin list (5/12)

Pin number					Extbus	Timers		Communication interfaces						Analog		HMI											
	BGA224	BGA176	LQFP176	LGA145		Clock, Debug,	I/O port	External bus	SDRAM	AGT	GPT	GPT	RTC	USBFS, CAN	SCI0(2.4,6.8 (30 MHz))	SCI1(3.5,7.9 (30 MHz))	IIC	SPI, QSPI	SSI	MII (25 MHz)	RMII (50 MHz)	USBHS	SDHI	ADC12	DAC12, ACMPHS	CTSU	Interrupt
A12	B12	54	C9	46	-	-	P20 2	WR 1/ BC 1	-	-	-	-	GTI OC 5B_A	CR X0_A	SC K2_A	RX D9_A/ MIS O9_A/ SD A9_A	-	MIS OB_A	ET0_E_RX D2	-	-	SD OD AT6	-	-	-	IRQ 3-DS	LC_D_TC_ON_3_B
E10	A12	55	B9	47	-	-	P31 3	A20	-	-	-	-	-	-	-	-	-	-	ET0_E_RX D3	-	-	SD OD AT7	-	-	-	LC_D_TC_ON_2_B	
F9	C11	56	-	-	-	-	P31 4	A21	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC_D_TC_ON_1_B		
C11	B11	57	-	-	-	-	P31 5	A22	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC_D_TC_ON_0_B		
E9	A11	58	-	-	-	-	P90 0	A23	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC_D_CL_K_B		
B11	C10	59	-	-	-	-	P90 1		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC_D_DA_TA1_5_B		
A11	-	-	-	-	-	-	P90 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC_D_DA_TA2_3_B		
C10	D10	60	D9	48	-	VS S	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
D10	D9	61	D8	49	-	VC C	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
D9	-	-	-	-	-	-	P90 3	-	-	-	-	-	GTI OC 7A_B	-	-	-	-	-	-	-	-	SD OC D	-	-	-		
C9	-	-	-	-	-	-	P90 4	-	-	-	-	-	GTI OC 7B_B	-	-	-	-	-	-	-	-	-	-	-	-		
A10	A10	62	A8	50	33	VC L1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
B10	B10	63	B8	51	34	VS S	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
A9	A9	64	A7	52	35	VL O	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
B9	B9	65	B7	53	36	VL O	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
A8	A8	66	A6	54	37	VC C, DC DC	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
H8	-	-	-	-	-	-	P91 3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
F8	C9	67	C7	55	38	RES	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
C8	B8	68	B6	56	39	MD	P20 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
B8	C8	69	C8	57	40	-	P20 0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	NMI			
B7	-	-	-	-	-	-	P91 2	-	-	-	-	-	GTI OC 8A_B	-	-	-	-	-	-	-	-	-	-	-	-		
A7	-	-	-	-	-	-	P91 1	-	-	-	-	-	GTI OC 8B_B	-	-	-	-	-	-	-	-	-	-	-	-		
D8	-	-	-	-	-	-	P91 0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
E8	-	-	-	-	-	-	P90 9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			

Table 1.17 Pin list (8/12)

Pin number						Extbus	Timers		Communication interfaces				Analog	HMI										
	BGA224	BGA176	LQFP176	LGA145	LQFP144		I/O port	External bus	SDRAM	AGT	GPT	RTC	USBFS, CAN	SCI0(2.4,6,8 (30 MHz))	SCI1(3.5,7.9 (30 MHz))	IIC	SPI, QSPI	SSI	MII (25 MHz)	RJ45 (50 MHz)	USBHS	SDHI	ADC12, DAC12, ACMPHS	CTSU
G4	D1	100	E2	84	60	-	P60 9	CS 1	CK E	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D DA TA0 6_A
E1	F3	101	F3	85	61	-	P61 0	CS 0	WE	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D DA TA0 5_A
E2	E2	102	E1	86	-	-	P61 1		SD CS	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
F2	E1	103	F2	87	-	-	P61 2	D08	DQ 08	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
F3	F4	104	F1	88	-	-	P61 3	D09	DQ 09	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
F1	F2	105	G3	89	-	-	P61 4	D10	DQ 10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
G8	F1	106	-	-	-	-	P61 5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
G7	G1	107	-	-	-	-	PA0 8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
G6	-	-	-	-	-	-	PA1 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
G5	-	-	-	-	-	-	TC LK	PA1 2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H4	G4	108	-	-	-	-	PA0 9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H7	-	-	-	-	-	-	TD ATA 0	PA1 3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
G3	-	-	-	-	-	-	TD ATA 1	PA1 4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H5	G2	109	-	-	-	-	PA1 0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
G2	-	-	-	-	-	-	TD ATA 2	PA1 5	-	-	-	-	GTI OC 9A_B	-	-	-	-	-	-	-	-	-	-	
G1	-	-	-	-	-	-	TD ATA 3	P81 3	-	-	-	-	GTI OC 9B_B	-	-	-	-	-	-	-	-	-	-	
H3	G3	110	G1	90	62	VC C	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H2	H3	111	G2	91	63	VS S	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
H1	H1	112	H1	92	64	VC L_F	-	-	-	-	-	-	GTI OC 10A_B	-	-	-	-	-	-	-	-	-	-	
J1	-	-	-	-	-	-	PA0 7	-	-	-	-	-	GTI OC 10B_B	-	-	-	-	-	-	-	-	-	-	
J2	-	-	-	-	-	-	PA0 6	-	-	-	-	-	GTI OC 11A_B	-	-	-	-	-	-	-	-	-	-	
J3	-	-	-	-	-	-	PA0 5	-	-	-	-	-	GTI OC 11B_B	-	-	-	-	-	-	-	-	-	-	
J4	-	-	-	-	-	-	PA0 4	-	-	-	-	-	GTI OC 11B_B	-	-	-	-	-	-	-	-	-	-	

Table 1.17 Pin list (9/12)

Pin number					I/O port	Extbus	Timers		Communication interfaces						Analog	HMI															
	BGA224	BGA176	LQFP176	LGA145			Power, System, Clock, Debug,	SDRAM	AgT	GPT	GPT	RTC	USBFS, CAN	SCI0(2.4,6,8 (30 MHz))	SCI1(3.5,7.9 (30 MHz))	IIC	SPI, QSPI	SSI	MII (25 MHz)	RJ45 (50 MHz)	USBHS	SDHI	ADC12	DAC12, ACMPHS	CTSU	Interrupt	GLCDC, PDC				
J5	-	-	-	-	-	PA0 3	-	-	-	-	-	-	RX D7_	B/ MIS	O7	-	-	-	-	-	-	-	-	-	IRQ 9	-					
H6	-	-	-	-	-	PA0 2	-	-	-	-	-	-	TX D7_	B/ MO	SI7	_B/ SD	A7_	-	-	-	-	-	-	-	IRQ 10	-					
J6	H2	113	-	-	-	PA0 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 6_B					
J7	H4	114	-	-	-	PA0 0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 5_B					
K5	J4	115	-	-	-	P60 7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 4_B					
K6	J1	116	-	-	-	P60 6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 3_B					
K1	J2	117	H2	93	-	P60 5	D11	DQ 11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					
K2	J3	118	G4	94	-	P60 4	D12	DQ 12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					
K3	K3	119	H3	95	-	P60 3	D13	DQ 13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					
L1	K1	120	J1	96	65	P60 2	EB CL K	SD CL K	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 4_A				
L2	K2	121	J2	97	66	-	P60 1	WR W R0	DQ M0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 3_A				
L3	L1	122	H4	98	67	-	P60 0	RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	LC D_	DA	TA0 2_A				
M2	K4	123	K2	99	-	VC C	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					
M1	L4	124	K1	100	-	VS S	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					
K4	L2	125	J3	101	68	-	P10 7	D07	DQ 07	-	-	GTI OC 8A_	-	-	CT S8_	RT S8_	A/ SS 8_A	-	-	-	-	-	-	-	-	KR 07	LC D_	DA	TA0 1_A		
L4	M1	126	K3	102	69	-	P10 6	D06	DQ 06	-	-	GTI OC 8B_	-	-	SC K8_	-	-	SS LA3 _A	-	-	-	-	-	-	-	KR 06	LC D_	DA	TA0 0_A		
M3	L3	127	J4	103	70	-	P10 5	D05	DQ 05	-	-	GT ET RG A/ C	-	-	TX D8_	A/ MO	SI8	A/ SD	A8_	-	SS LA2 _A	-	-	-	-	-	-	IRQ 0/K R05	LC D_	TC ON	3_A
N3	M2	128	L3	104	71	-	P10 4	D04	DQ 04	-	-	GT ET RG B/ B	-	-	RX D8_	A/ MIS	O8	A/ SC	L8_	-	SS LA1 _A	-	-	-	-	-	-	IRQ 1/K R04	LC D_	TC ON	2_A

Table 1.17 Pin list (10/12)

Pin number	BGA224	BGA176	LQFP176	LGA145	LQFP144	LQFP100	Power, System, Clock, Debug,	I/O port	Extbus		Timers		Communication interfaces						Analog		HMI							
									External bus	SDRAM	AGT	GPT	GPT	RTC	USBFS, CAN	SCI[2,4,6,8 (30 MHz)]	SCI[3,5,7,9 (30 MHz)]	IIC	SPI, QSPI	SSI	MII (25 MHz)	RMII (50 MHz)	USBHS	SDHI	ADC12	DAC12, ACMPHS	CTSU	Interrupt
N2	N1	129	L1	105	72	-	P10_3	D03	DQ_03	-	GT_OW_UP_A	GT_OC_2A_A	-	-	CT_SO_RT_S0_A_SS_0_A	-	-	SS_LA0_A	-	-	-	-	-	-	KR_03	LC_D_TC_ON_1_A		
N1	M3	130	M1	106	73	-	P10_2	D02	DQ_02	AG_TO_0	GT_OW_LO_A	GT_OC_2B_A	-	-	SC_K0_A	-	-	RS_PC_KA_A	-	-	-	-	-	AD_TR_G0_A	-	-	KR_02	LC_D_TC_ON_0_A
P1	N2	131	M2	107	74	-	P10_1	D01	DQ_01	AG_TE_E0	GT_ET_RG_B_A	-	-	-	TX_D0_A_MO_SI_A_SD_A0_A	CT_S1_A_SS_1_A	SD_A1_B	MO_SIA_A	-	-	-	-	-	-	-	-	IRQ_1/K_R01	LC_D_CL_K_A
R1	P1	132	N1	108	75	-	P10_0	D00	DQ_00	AG_TIO_0_A	GT_ET_RG_A_A	-	-	-	RX_D0_A_MIS_O0_A_SL_C0_A	SC_K1_A	SC_L1_B	MIS_OA_A	-	-	-	-	-	-	-	-	IRQ_2/K_R00	LC_D_EX_TC_LK_A
P2	N3	133	L2	109	-	-	P80_0	D14	DQ_14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
R2	R1	134	N2	110	-	-	P80_1	D15	DQ_15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SD_1D_AT4			
K7	-	-	-	-	-	-	P80_8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
K8	-	-	-	-	-	-	P80_9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
P3	-	-	-	-	-	-	P81_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
R3	P2	135	-	-	-	-	P80_2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SD_1D_AT5	-	-			
P4	R2	136	-	-	-	-	P80_3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SD_1D_AT6	-	-			
M4	P3	137	-	-	-	-	P80_4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SD_1D_AT7	-	-			
L5	-	-	-	-	-	-	P81_1	-	-	-	-	-	-	CT_X0_C	-	-	-	-	-	-	-	-	-	-	-			
L6	-	-	-	-	-	-	P81_2	-	-	-	-	-	-	CR_X0_C	-	-	-	-	-	-	-	-	-	-	-			
L7	N4	138	N3	111	-	VC_C	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
L8	M4	139	M3	112	-	VS_S	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
R4	R3	140	K4	113	76	-	P50_0	-	-	AG_TO_A0	GTI_U_B	GTI_OC_11A_A	-	US_B_VB_US_EN_B	-	-	QS_PC_LK	-	-	-	-	SD_1CL_K	AN_016	IVR_EF0	-	-		
N4	P4	141	M4	114	77	-	P50_1	-	-	AG_TO_B0	GTI_V_B	GTI_OC_11B_A	-	US_B_OV_RC_UR_A_B	-	TX_D5_A_MO_SI5_A_SD_A5_A	-	QS_SL	-	-	-	-	SD_1C_MD	AN_116	IVR_EF1	-	IRQ_11	
N5	R4	142	L4	115	78	-	P50_2	-	-	GTI_W_B	GTI_OC_12A	-	US_B_OV_RC_UR_B_B	-	RX_D6_A_MIS_O5_A_SC_L5_A	-	QIO_0	-	-	-	-	SD_1D_AT0	AN_017	IVC_MP_0	-	IRQ_12		

Derating is the systematic reduction of load for improved reliability.

Table 2.2 Recommended operating conditions

Item	Symbol	Value	Min	Typ	Max	Unit
Power supply voltages	VCC	When USB/SDRAM is not used	2.7	-	3.6	V
		When USB/SDRAM is used	3.0	-	3.6	V
	VSS		-	0	-	V
USB power supply voltages	VCC_USB, VCC_USBHS		-	VCC	-	V
	VSS_USB, AVSS_USBHS, PVSS_USBHS, VSS1_USBHS, VSS2_USBHS		-	0	-	V
Switching regulator power supply voltage	VCC_DCDC	When switching regulator is used	-	VCC	-	V
		When switching regulator is not used	-	0	-	V
VBATT power supply voltage	VBATT		2.0		3.6	V
Analog power supply voltages	AVCC0		-	VCC	-	V
	AVSS0		-	0	-	V

2.2 DC Characteristics

2.2.1 Tj/Ta Definition

Table 2.3 DC characteristics

Conditions: Products with operating temperature (T_a) –40 to +105°C


Item	Symbol	Typ	Max	Unit	Test conditions
Permissible junction temperature	Tj	-	125	°C	High-speed mode Low-speed mode Subosc-speed mode

Note: Make sure that $T_j = T_a + \theta_{ja} \times \text{total power consumption (W)}$, where total power consumption = $(VCC - V_{OH}) \times \sum I_{OH} + V_{OL} \times \sum I_{OL} + I_{CC\max} \times VCC$.

2.2.2 I/O V_{IH} , V_{IL}

Table 2.4 I/O V_{IH} , V_{IL} (1/2)

Item	Symbol	Min	Typ	Max	Unit
Input voltage (except for Schmitt trigger input pins)	Peripheral function pin EXTAL(external clock input), WAIT, SPI	V_{IH}	$VCC \times 0.8$	-	$VCC + 0.3$
		V_{IL}	-0.3	-	$VCC \times 0.2$
		V_{IH}	$VCC \times 0.7$	-	$VCC + 0.3$
		V_{IL}	-0.3	-	$VCC \times 0.3$
		V_{IH}	2.3	-	$VCC + 0.3$
	ETHERC	V_{IL}	-0.3	-	$VCC \times 0.2$
		V_{IH}	2.1	-	$VCC + 0.3$
		V_{IL}	-0.3	-	0.8
	IIC (SMBus)*1	V_{IH}	2.1	-	$VCC + 0.3$
		V_{IL}	-0.3	-	0.8
	IIC (SMBus)*2	V_{IH}	2.1	-	5.8
		V_{IL}	-0.3	-	0.8

**Figure 2.2 Ripple waveform**

2.3 AC Characteristics

2.3.1 Frequency

Table 2.10 Operation frequency value in high-speed mode

Item	Symbol	Min	Typ	Max	Unit
Operation frequency	f	-	-	240	MHz
System clock (ICLK)*2		-	-	120	
Peripheral module clock (PCLKA)*2		-	-	60	
Peripheral module clock (PCLKB)*2		-	-	60	
Peripheral module clock (PCLKC)*2		-	-	120	
Peripheral module clock (PCLKD)*2		-	-	60	
Flash interface clock (FCLK)*2		-	-	120	
External bus clock (BCLK)*2		-	-	60	
EBCLK pin output		-	-	120	
SDCLK pin output	VCC ≥ 3.0 V	-	-	-	

Note 1. FCLK must run at a frequency of at least 4 MHz when programming or erasing the flash memory.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, FCLK, and BCLK frequencies.

Note 3. When the ADC12 is used, the PCLKC frequency must be at least 1 MHz.

Table 2.11 Operation frequency value in low-speed mode

Item	Symbol	Min	Typ	Max	Unit
Operation frequency	f	-	-	1	MHz
System clock (ICLK)*2		-	-	1	
Peripheral module clock (PCLKA)*2		-	-	1	
Peripheral module clock (PCLKB)*2		-	-	1	
Peripheral module clock (PCLKC)*2,*3		-	-	1	
Peripheral module clock (PCLKD)*2		-	-	1	
Flash interface clock (FCLK)*1, *2		-	-	1	
External bus clock (BCLK)		-	-	1	
EBCLK pin output		-	-	1	

Note 1. Programming or erasing the flash memory is disabled in low-speed mode.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, FCLK, and BCLK frequencies.

Note 3. When the ADC12 is used, the PCLKC frequency must be set to at least 1 MHz.

Table 2.13 Clock timing except for sub-clock oscillator (2/2)

Item		Symbol	Min	Typ	Max	Unit	Test conditions
HOCO clock oscillator oscillation frequency	Without FLL	f_{HOCO16}	15.61	16	16.39	MHz	$-20 \leq Ta \leq 105^{\circ}\text{C}$
		f_{HOCO18}	17.56	18	18.44		$-40 \leq Ta \leq -20^{\circ}\text{C}$
		f_{HOCO20}	19.52	20	20.48		
		f_{HOCO16}	15.52	16	16.48		
		f_{HOCO18}	17.46	18	18.54		
		f_{HOCO20}	19.40	20	20.60		SOSC frequency is $32.768\text{kHz} \pm 50\text{ppm}$
With FLL		f_{HOCO16}	15.91	16	16.09		
		f_{HOCO18}	17.90	18	18.10		
		f_{HOCO20}	19.89	20	20.11		
HOCO clock oscillation stabilization wait time *2		t_{HOCOWT}	-	-	64.7	μs	-
FLL stabilization wait time		t_{FLLWT}	-	-	3	ms	-
PLL clock frequency		f_{PLL}	120	-	240	MHz	-
PLL clock oscillation stabilization wait time		t_{PLLWT}	-	-	174.9	μs	Figure 2.7

Note 1. When setting up the main clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended value.

After changing the setting in the MOSCCR.MOSTP bit to start main clock operation, read the OSCSF.MOSCSF flag to confirm that it is 1, and then start using the main clock oscillator.


Note 2. This is the time from release from reset state until the HOCO oscillation frequency (f_{HOCO}) reaches the range for guaranteed operation.

Table 2.14 Clock timing for the sub-clock oscillator

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Sub-clock frequency	f_{SUB}	-	32.768	-	kHz	-
Sub-clock oscillation stabilization wait time	$t_{SUBOSCWT}$	-	-	-*1	s	-

Note 1. When setting up the sub-clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time.

After changing the setting in the SOSCCR.SOSTP bit to start sub-clock operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization time elapses with an adequate margin. Two times the value shown is recommended.

**Figure 2.3 EBCLK and SDCLK output timing**




Figure 2.21 SDRAM multiple read timing

Table 2.19 I/O ports, POEG, GPT32, AGT, KINT, and ADC12 trigger timing (2/2)

GPT32 Conditions:

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: GTIOC6A_A, GTIOC6B_A, GTIOC3A_B, GTIOC3B_B, GTIOC0A_B, GTIOC0B_B, GTIOC9A_B, GTIOC9B_B.

High drive output is selected in the port drive capability bit in the PmnPFS register for all other pins.

AGT Conditions:

Middle drive output is selected in the port drive capability bit in the PmnPFS register.



Item		Symbol	Min	Max	Unit	Test conditions
GPT32	Input capture pulse width	Single edge	t_{GTICW}	1.5	-	Figure 2.28
		Dual edge		2.5	-	
	GTIOC x Y_Z output skew (x = 0 to 7, Y= A or B , Z = A or B)	Middle drive buffer	t_{GTISK}^{*2}	-	4	
		High drive buffer		-	4	
		Middle drive buffer		-	4	
		High drive buffer		-	4	
	GTIOC x Y_Z output skew (x = 0 to 13, Y = A or B, Z = A or B)	Middle drive buffer	t_{GTOSK}^{*2}	-	6	
		High drive buffer		-	6	
	OPS output skew GTOUUP_x, GTOULO_x, GTOVUP_x, GTOVLO_x, GTOWUP_x, GTOWLO_x (x = A or B)		t_{GTOSK}^{*2}	-	5	Figure 2.30
GPT(PWM Delay Generation Circuit)	GTIOC x Y_Z output skew (x = 0 to 3, Y = A or B, Z = A)			-	2.0	
AGT	AGTIO, AGTEE input cycle		t_{ACYC}^{*1}	100	-	Figure 2.32
	AGTIO, AGTEE input high width, low width		t_{ACKWH}, t_{ACKWL}	40	-	
	AGTIO, AGTO, AGTOA, AGTOB output cycle		t_{ACYC2}	62.5	-	
ADC12	ADC12 trigger input pulse width		t_{TRGW}	1.5	-	Figure 2.33
KINT	Key interrupt input low width		t_{KR}	250	-	Figure 2.34

Note 1. t_{Pcyc} : PCLKB cycle, t_{PDcyc} : PCLKD cycle.

Note 2. This skew applies when the same driver I/O is used. If the I/O of the middle and high drivers is mixed, operation is not guaranteed.

Note 3. The load is 30 pF.

Note 4. Constraints on AGTIO input: $t_{Pcyc} \times 2$ (t_{Pcyc} : PCLKB cycle) < t_{ACYC} .

**Figure 2.26 I/O ports input timing****Figure 2.27 POEG input trigger timing**




Figure 2.32 AGT input/output timing




Figure 2.33 ADC12 trigger input timing




Figure 2.34 Key interrupt input timing

2.3.8 PWM Delay Generation Circuit Timing

Table 2.20 PWM Delay Generation Circuit timing

Item	Min	Typ	Max	Unit	Test conditions
Resolution	-	260	-	ps	PCLKD = 120 MHz
DNL*1	-	± 2.0	-	LSB	-

Note 1. This value normalizes the differences between lines in 1 LSB resolution.

2.3.9 CAC Timing

Table 2.21 CAC timing

Item	Symbol	Min	Typ	Max	Unit	Test conditions
CAC	t_{CACREF}	$t_{PBcyc} \leq t_{cac}^*$	$4.5 \times t_{cac} + 3 \times t_{PBcyc}$	-	-	ns
		$t_{PBcyc} > t_{cac}^*$	$5 \times t_{cac} + 6.5 \times t_{PBcyc}$	-	-	




Figure 2.40 SCI simple SPI mode timing for slave when CKPH = 1




Figure 2.41 SCI simple SPI mode timing for slave when CKPH = 0

Table 2.24 SCI timing (3) (1/2)

Conditions: For the SCL1_A pins, low drive output is selected in the port drive capability bit in the PmnPFS register. For other pins, middle drive output is selected in the port drive capability bit in the PmnPFS register.

Item		Symbol	Min	Max	Unit	Test conditions
Simple IIC (Standard mode)	SDA input rise time	t_{Sr}	-	1000	ns	Figure 2.42
	SDA input fall time	t_{Sf}	-	300	ns	
	SDA input spike pulse removal time	t_{SP}	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	t_{SDAS}	250	-	ns	
	Data input hold time	t_{SDAH}	0	-	ns	
	SCL, SDA capacitive load	$C_b \cdot 1$	-	400	pF	

Table 2.24 SCI timing (3) (2/2)


Conditions: For the SCL1_A pins, low drive output is selected in the port drive capability bit in the PmnPFS register. For other pins, middle drive output is selected in the port drive capability bit in the PmnPFS register.

Item	Symbol	Min	Max	Unit	Test conditions
Simple IIC (Fast mode)	SCL, SDA input rise time	t_{Sr}	-	300	ns
	SCL, SDA input fall time	t_{Sf}	-	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$4 \times t_{IICcyc}$	ns
	Data input setup time	t_{SDAS}	100	-	ns
	Data input hold time	t_{SDAH}	0	-	ns
	SCL, SDA capacitive load	C_b^{*1}	-	400	pF

Note: SCL1_A output is not supported in these specifications.

t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKA cycle.

Note 1. C_b indicates the total capacity of the bus line.

**Figure 2.42 SCI simple IIC mode timing**




Figure 2.47 SPI timing for master when CPHA = 1 and the bit rate is set to PCLKA/2




Figure 2.48 SPI timing for slave when CPHA = 0

Table 2.28 IIC timing (2)


(1) Setting of the SCL0_A, SDA0_A pins is not required with the port drive capability bit in the PmnPFS register.

(2) Use pins that have a letter appended to their names, for instance “_A” or “_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Item	Symbol	Min ^{*1,*2}	Max	Unit	Test conditions
IIC (Fast-mode+) ICFER.FMPE = 1	t _{SCL}	6 (12) × t _{IICcyc} + 240	-	ns	Figure 2.52
	t _{SCLH}	3 (6) × t _{IICcyc} + 120	-	ns	
	t _{SCLL}	3 (6) × t _{IICcyc} + 120	-	ns	
	t _{Sr}	-	120	ns	
	t _{Sf}	-	120	ns	
	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	t _{BUF}	3 (6) × t _{IICcyc} + 120	-	ns	
	t _{BUF}	3(6) × t _{IICcyc} + 4 × t _{Pcyc} + 120	-	ns	
	t _{STAH}	t _{IICcyc} + 120	-	ns	
	t _{STAH}	1(5) × t _{IICcyc} + t _{Pcyc} + 120	-	ns	
	t _{STAS}	120	-	ns	
	t _{STOS}	120	-	ns	
	t _{SDAS}	t _{IICcyc} + 30	-	ns	
	t _{SDAH}	0	-	ns	
SCL, SDA capacitive load	C _b	-	550	pF	

Note: t_{IICcyc}: IIC internal reference clock (IICφ) cycle, t_{Pcyc}: PCLKB cycle.

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 2. C_b indicates the total capacity of the bus line.**Figure 2.52 I²C bus interface input/output timing**




Figure 2.61 RMII reception timing when an error occurs




Figure 2.62 WOL output timing for RMII




Figure 2.63 MII transmission timing in normal operation

Table 2.36 USBHS high-speed characteristics (USBHS_DP and USBHS_DM pin characteristics) (2/2)
Conditions: $\text{USBHS_RREF} = 2.2 \text{ k}\Omega \pm 1\%$, $\text{USBMCLK} = 20/24 \text{ MHz}$

Item	Symbol	Min	Typ	Max	Unit	Test conditions
AC characteristics	Rise time	t_{HSR}	500	-	-	ps
	Fall time	t_{HSF}	500	-	-	ps
	Output resistance	Z_{HSDRV}	40.5	-	49.5	Ω




Figure 2.79 USBHS_DP and USBHS_DM squelch detect sensitivity in high-speed mode




Figure 2.80 USBHS_DP and USBHS_DM disconnect detect sensitivity in high-speed mode




Figure 2.81 USBHS_DP and USBHS_DM output timing in high-speed mode




Figure 2.82 Test circuit in high-speed mode

Table 2.37 USBHS high-speed characteristics (USBHS_DP and USBHS_DM pin characteristics)
Conditions: $\text{USBHS_RREF} = 2.2 \text{ k}\Omega \pm 1\%$, $\text{USBMCLK} = 20/24 \text{ MHz}$

Item	Symbol	Min	Max	Unit	Test conditions
Battery Charging Specification	I_{DP_SINK}	25	175	μA	-
	I_{DM_SINK}	25	175	μA	-
	I_{DP_SRC}	7	13	μA	-
	V_{DAT_REF}	0.25	0.4	V	-
	V_{DP_SRC}	0.5	0.7	V	Output current = 250 μA
	V_{DM_SRC}	0.5	0.7	V	Output current = 250 μA




Figure 1.3 176-pin LQFP




Figure 1.4 145-pin LGA

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (Max.) and VIH (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (Max.) and VIH (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.