



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Not For New Designs |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 50MHz |
| Connectivity | I ² C, IrDA, SCI, SPI |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 66 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 7x24b, 7x10b; D/A 2x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f521a8bdfp-30 |

Table 1.4 Pin Functions (2 / 3)

| Classifications | Pin Name | I/O | Description |
|-------------------------------------|--|--------|--|
| Serial communications interface | • Asynchronous mode/clock synchronous mode | | |
| | SCK1, SCK5, SCK6, SCK8, SCK9 | I/O | Input/output pins for the clock |
| | RXD1, RXD5, RXD6, RXD8, RXD9 | Input | Input pins for received data |
| | TXD1, TXD5, TXD6, TXD8, TXD9 | Output | Output pins for transmitted data |
| | CTS1#, CTS5#, CTS6#, CTS8#, CTS9# | Input | Input pins for controlling the start of transmission and reception |
| | RTS1#, RTS5#, RTS6#, RTS8#, RTS9# | Output | Output pins for controlling the start of transmission and reception |
| | • Simple I ² C mode | | |
| | SSCL1, SSCL5, SSCL6, SSCL8, SSCL9 | I/O | Input/output pins for the I ² C clock |
| | SSDA1, SSDA5, SSDA6, SSDA8, SSDA9 | I/O | Input/output pins for the I ² C data |
| | • Simple SPI mode | | |
| | SCK1, SCK5, SCK6, SCK8, SCK9 | I/O | Input/output pins for the clock |
| | SMISO1, SMISO5, SMISO6, SMISO8, SMISO9 | I/O | Input/output pins for slave transmission of data |
| | SMOSI1, SMOSI5, SMOSI6, SMOSI8, SMOSI9 | I/O | Input/output pins for master transmission of data |
| | SS1#, SS5#, SS6#, SS8#, SS9# | Input | Chip-select input pins |
| | • IrDA Interface | | |
| | IRTXD5 | Output | Data output pin in the IrDA format |
| | IRRXD5 | Input | Data input pin in the IrDA format |
| I ² C bus interface | SCL0, SCL1 | I/O | Input/output pin for I ² C bus interface clocks. Bus can be directly driven by the N-channel open-drain output. |
| | SDA0, SDA1 | I/O | Input/output pin for I ² C bus interface data. Bus can be directly driven by the N-channel open-drain output. |
| Serial peripheral interface | RSPCKA, RSPCKB | I/O | Clock input/output pin for the RSPI. |
| | MOSIA, MOSIB | I/O | Input or output data output from the master for the RSPI. |
| | MISOA, MISOB | I/O | Input or output data output from the slave for the RSPI. |
| | SSLA0, SSLB0 | I/O | Input/output pin to select the slave for the RSPI. |
| | SSLA1 to SSLA3, SSLB1 to SSLB3 | Output | Output pins to select the slave for the RSPI. |
| 24-bit $\Delta\Sigma$ A/D converter | ANDS0N to ANDS3N, ANDS0P to ANDS3P | Input | Analog differential input pins for the $\Delta\Sigma$ A/D converter |
| | ANDS4 to ANDS6 | Input | Analog single-ended input pins for the $\Delta\Sigma$ A/D converter |
| | ANDSSG | Input | Common signal ground pin for the analog single-ended inputs (ANDS4 to ANDS6) for the $\Delta\Sigma$ A/D converter |
| 10-bit A/D converter | AN0 to AN6 | Input | Input pin for the analog signals to be processed by the A/D converter. |
| | ADTRG0# | Input | Input pin for the external trigger signals that start the A/D conversion. |
| D/A converter | DA0, DA1 | Output | Output pins for the analog signals to be processed by the D/A converter. |

Table 1.6 List of Pins and Pin Functions (80-Pin LQFP) (2 / 2)

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, TMR, POE) | Communications (SC1c, RSPI, RIIC) | Others |
|---------|-------------------------------------|----------|-----------------------------|-----------------------------------|-----------------|
| 42 | | PB6 | MTIOC3D | RXD9/SMISO9/SSCL9 | |
| 43 | | PB5 | MTIOC2A/MTIOC1B/TMRI1/POE1# | SCK9 | |
| 44 | | PB4 | | CTS9#/RTS9#/SS9# | |
| 45 | | PB3 | MTIOC0A/MTIOC4A/TMO0/POE3# | SCK6 | |
| 46 | | PB2 | | CTS6#/RTS6#/SS6# | |
| 47 | | PB1 | MTIOC0C/MTIOC4C/TMC10 | TXD6/SMOSI6/SSDA6 | IRQ4-DS |
| 48 | VCC | | | | |
| 49 | | PB0 | MTIC5W | RXD6/SMISO6/SSCL6/RSPCKA | CMPB0 |
| 50 | VSS | | | | |
| 51 | | PA6 | MTIC5V/MTCLKB/TMC13/POE2# | CTS5#/RTS5#/SS5#/MOSIA | CVREFB0 |
| 52 | | PA5 | | RSPCKA | |
| 53 | | PA4 | MTIC5U/MTCLKA/TMRI0 | TXD5/SMOSI5/SSDA5/IRTXD5/SSLA0 | IRQ5-DS/CVREFB1 |
| 54 | | PA3 | MTIOC0D/MTCLKD | RXD5/SMISO5/SSCL5/IRRXD5 | IRQ6-DS/CMPB1 |
| 55 | | PA2 | | RXD5/SMISO5/SSCL5/IRRXD5/SSLA3 | CMPA2 |
| 56 | | PA1 | MTIOC0B/MTCLKC | SCK5/SSLA2 | CVREFA |
| 57 | | PA0 | MTIOC4A | SSLA1 | CACREF/CMPA1 |
| 58 | BGR_BO | | | | |
| 59 | | | | | ANDS0N |
| 60 | | | | | ANDS0P |
| 61 | | | | | ANDS1N |
| 62 | | | | | ANDS1P |
| 63 | AVSSA | | | | |
| 64 | AVCCA | | | | |
| 65 | VREFDSL | | | | |
| 66 | VREFDSH | | | | |
| 67 | VCOMDS | | | | |
| 68 | | | | | ANDS4 |
| 69 | | | | | ANDS5 |
| 70 | ANDSSG | | | | |
| 71 | | P43 | | | AN3 |
| 72 | | P42 | | | AN2 |
| 73 | | P41 | | | AN1 |
| 74 | VREFL0 | | | | |
| 75 | | P40 | | | AN0 |
| 76 | VREFH0 | | | | |
| 77 | AVCC0 | | | | |
| 78 | | P07 | | | AN6/ADTRG0# |
| 79 | AVSS0 | | | | |
| 80 | | P05 | | | AN5/DA1 |

Note: • Pin names to which –DS is appended are for pins that can be used to trigger release from deep software standby mode.

Table 1.8 List of Pins and Pin Functions (100-Pin TFLGA) (2 / 3)

| Pin No. | Power Supply, Clock, System Control | I/O Port | Timers (MTU, TMR, POE) | Communications (SCI, RSPI, RIIC) | Others |
|---------|-------------------------------------|----------|-----------------------------|----------------------------------|-----------------------|
| E6 | | PA2 | | RXD5/SMISO5/SSCL5/IRRXD5/SSLA3 | CMPA2 |
| E7 | | PA6 | MTIC5V/MTCLKB/TMC13/POE2# | CTS5#/RTS5#/SS5#/MOSIA | CVREFB0 |
| E8 | | PA4 | MTIC5U/MTCLKA/TMRI0 | TXD5/SMOSI5/SSDA5/IRTXD5/SSLA0 | IRQ5-DS/CVREFB1 |
| E9 | | PA5 | | RSPCKA | |
| E10 | | PA3 | MTIOC0D/MTCLKD | RXD5/SMISO5/SSCL5/IRRXD5 | IRQ6-DS/CMPB1 |
| F1 | EXTAL | P36 | | | |
| F2 | VCC | | | | |
| F3 | | P35 | | | NMI |
| F4 | | P32 | MTIOC0C/TMO3 | TXD6/SMOSI6/SSDA6 | IRQ2-DS/RTCOUT/RTCIC2 |
| F5 | | P12 | TMC11 | SCL0 | IRQ2 |
| F6 | | PB3 | MTIOC0A/MTIOC4A/TMO0/POE3# | SCK6 | |
| F7 | | PB2 | | CTS6#/RTS6#/SS6# | |
| F8 | | PB0 | MTIC5W | RXD6/SMISO6/SSCL6/RSPCKA | CMPB0 |
| F9 | | PA7 | | MISOA | |
| F10 | VSS | | | | |
| G1 | | P33 | MTIOC0D/TMRI3/POE3# | RXD6/SMISO6/SSCL6 | IRQ3-DS |
| G2 | | P31 | MTIOC4D/TMC12 | CTS1#/RTS1#/SS1#/SSLB0 | IRQ1-DS/RTCIC1 |
| G3 | | P30 | MTIOC4B/TMRI3/POE8# | RXD1/SMISO1/SSCL1/MISOB | IRQ0-DS/RTCIC0 |
| G4 | | P27 | MTIOC2B/TMC13 | SCK1/RSPCKB | |
| G5 | | P53 | | | |
| G6 | | P52 | | SSLB3 | |
| G7 | | PB5 | MTIOC2A/MTIOC1B/TMRI1/POE1# | SCK9 | |
| G8 | | PB4 | | CTS9#/RTS9#/SS9# | |
| G9 | | PB1 | MTIOC0C/MTIOC4C/TMC10 | TXD6/SMOSI6/SSDA6 | IRQ4-DS |
| G10 | VCC | | | | |
| H1 | | P26 | MTIOC2A/TMO1 | TXD1/SMOSI1/SSDA1/MOSIB | |
| H2 | | P25 | MTIOC4C/MTCLKB | | ADTRG0# |
| H3 | | P16 | MTIOC3C/MTIOC3D/TMO2 | TXD1/SMOSI1/SSDA1/MOSIA/SCL0-DS | IRQ6/RTCOUT/ADTRG0# |
| H4 | | P15 | MTIOC0B/MTCLKB/TMC12 | RXD1/SMISO1/SSCL1 | IRQ5 |
| H5 | | P55 | MTIOC4D/TMO3 | | |
| H6 | | P54 | MTIOC4B/TMC11 | | |
| H7 | | PC7 | MTIOC3A/TMO2/MTCLKB | TXD8/SMOSI8/SSDA8/MISOA | CACREF |
| H8 | | PC6 | MTIOC3C/MTCLKA/TMC12 | RXD8/SMISO8/SSCL8/MOSIA | |
| H9 | | PB6 | MTIOC3D | RXD9/SMISO9/SSCL9 | |
| H10 | | PB7 | MTIOC3B | TXD9/SMOSI9/SSDA9 | |
| J1 | | P24 | MTIOC4A/MTCLKA/TMRI1 | | |

Table 4.1 List of I/O Registers (Address Order) (2 / 24)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|
| | | | | | | ICLK \geq PCLK | ICLK < PCLK |
| 0008 201Fh | DMAC0 | DMA activation source flag control register | DMCSL | 8 | 8 | | 2 ICLK |
| 0008 2040h | DMAC1 | DMA source address register | DMSAR | 32 | 32 | | 2 ICLK |
| 0008 2044h | DMAC1 | DMA destination address register | DMDAR | 32 | 32 | | 2 ICLK |
| 0008 2048h | DMAC1 | DMA transfer count register | DMCRA | 32 | 32 | | 2 ICLK |
| 0008 204Ch | DMAC1 | DMA block transfer count register | DMCRB | 16 | 16 | | 2 ICLK |
| 0008 2050h | DMAC1 | DMA transfer mode register | DMTMD | 16 | 16 | | 2 ICLK |
| 0008 2053h | DMAC1 | DMA interrupt setting register | DMINT | 8 | 8 | | 2 ICLK |
| 0008 2054h | DMAC1 | DMA address mode register | DMAMD | 16 | 16 | | 2 ICLK |
| 0008 205Ch | DMAC1 | DMA transfer enable register | DMCNT | 8 | 8 | | 2 ICLK |
| 0008 205Dh | DMAC1 | DMA software start register | DMREQ | 8 | 8 | | 2 ICLK |
| 0008 205Eh | DMAC1 | DMA status register | DMSTS | 8 | 8 | | 2 ICLK |
| 0008 205Fh | DMAC1 | DMA activation source flag control register | DMCSL | 8 | 8 | | 2 ICLK |
| 0008 2080h | DMAC2 | DMA source address register | DMSAR | 32 | 32 | | 2 ICLK |
| 0008 2084h | DMAC2 | DMA destination address register | DMDAR | 32 | 32 | | 2 ICLK |
| 0008 2088h | DMAC2 | DMA transfer count register | DMCRA | 32 | 32 | | 2 ICLK |
| 0008 208Ch | DMAC2 | DMA block transfer count register | DMCRB | 16 | 16 | | 2 ICLK |
| 0008 2090h | DMAC2 | DMA transfer mode register | DMTMD | 16 | 16 | | 2 ICLK |
| 0008 2093h | DMAC2 | DMA interrupt setting register | DMINT | 8 | 8 | | 2 ICLK |
| 0008 2094h | DMAC2 | DMA address mode register | DMAMD | 16 | 16 | | 2 ICLK |
| 0008 209Ch | DMAC2 | DMA transfer enable register | DMCNT | 8 | 8 | | 2 ICLK |
| 0008 209Dh | DMAC2 | DMA software start register | DMREQ | 8 | 8 | | 2 ICLK |
| 0008 209Eh | DMAC2 | DMA status register | DMSTS | 8 | 8 | | 2 ICLK |
| 0008 209Fh | DMAC2 | DMA activation source flag control register | DMCSL | 8 | 8 | | 2 ICLK |
| 0008 20C0h | DMAC3 | DMA source address register | DMSAR | 32 | 32 | | 2 ICLK |
| 0008 20C4h | DMAC3 | DMA destination address register | DMDAR | 32 | 32 | | 2 ICLK |
| 0008 20C8h | DMAC3 | DMA transfer count register | DMCRA | 32 | 32 | | 2 ICLK |
| 0008 20CCh | DMAC3 | DMA block transfer count register | DMCRB | 16 | 16 | | 2 ICLK |
| 0008 20D0h | DMAC3 | DMA transfer mode register | DMTMD | 16 | 16 | | 2 ICLK |
| 0008 20D3h | DMAC3 | DMA interrupt setting register | DMINT | 8 | 8 | | 2 ICLK |
| 0008 20D4h | DMAC3 | DMA address mode register | DMAMD | 16 | 16 | | 2 ICLK |
| 0008 20DCh | DMAC3 | DMA transfer enable register | DMCNT | 8 | 8 | | 2 ICLK |
| 0008 20DDh | DMAC3 | DMA software start register | DMREQ | 8 | 8 | | 2 ICLK |
| 0008 20DEh | DMAC3 | DMA status register | DMSTS | 8 | 8 | | 2 ICLK |
| 0008 20DFh | DMAC3 | DMA activation source flag control register | DMCSL | 8 | 8 | | 2 ICLK |
| 0008 2200h | DMAC | DMA module activation register | DMAST | 8 | 8 | | 2 ICLK |
| 0008 2400h | DTC | DTC control register | DTCCR | 8 | 8 | | 2 ICLK |
| 0008 2404h | DTC | DTC vector base register | DTCVBR | 32 | 32 | | 2 ICLK |
| 0008 2408h | DTC | DTC address mode register | DTCADMOD | 8 | 8 | | 2 ICLK |
| 0008 240Ch | DTC | DTC module start register | DTCST | 8 | 8 | | 2 ICLK |
| 0008 240Eh | DTC | DTC status register | DTCSTS | 16 | 16 | | 2 ICLK |
| 0008 6400h | MPU | Region-0 start page number register | RSPAGE0 | 32 | 32 | | 1 ICLK |
| 0008 6404h | MPU | Region-0 end page number register | REPAGE0 | 32 | 32 | | 1 ICLK |
| 0008 6408h | MPU | Region-1 start page number register | RSPAGE1 | 32 | 32 | | 1 ICLK |
| 0008 640Ch | MPU | Region-1 end page number register | REPAGE1 | 32 | 32 | | 1 ICLK |
| 0008 6410h | MPU | Region-2 start page number register | RSPAGE2 | 32 | 32 | | 1 ICLK |
| 0008 6414h | MPU | Region-2 end page number register | REPAGE2 | 32 | 32 | | 1 ICLK |
| 0008 6418h | MPU | Region-3 start page number register | RSPAGE3 | 32 | 32 | | 1 ICLK |
| 0008 641Ch | MPU | Region-3 end page number register | REPAGE3 | 32 | 32 | | 1 ICLK |
| 0008 6420h | MPU | Region-4 start page number register | RSPAGE4 | 32 | 32 | | 1 ICLK |
| 0008 6424h | MPU | Region-4 end page number register | REPAGE4 | 32 | 32 | | 1 ICLK |
| 0008 6428h | MPU | Region-5 start page number register | RSPAGE5 | 32 | 32 | | 1 ICLK |

Table 4.1 List of I/O Registers (Address Order) (8 / 24)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|
| | | | | | | ICLK \geq PCLK | ICLK < PCLK |
| 0008 733Ah | ICU | Interrupt source priority register 058 | IPR058 | 8 | 8 | | 2 ICLK |
| 0008 733Bh | ICU | Interrupt source priority register 059 | IPR059 | 8 | 8 | | 2 ICLK |
| 0008 733Fh | ICU | Interrupt source priority register 063 | IPR063 | 8 | 8 | | 2 ICLK |
| 0008 7340h | ICU | Interrupt source priority register 064 | IPR064 | 8 | 8 | | 2 ICLK |
| 0008 7341h | ICU | Interrupt source priority register 065 | IPR065 | 8 | 8 | | 2 ICLK |
| 0008 7342h | ICU | Interrupt source priority register 066 | IPR066 | 8 | 8 | | 2 ICLK |
| 0008 7343h | ICU | Interrupt source priority register 067 | IPR067 | 8 | 8 | | 2 ICLK |
| 0008 7344h | ICU | Interrupt source priority register 068 | IPR068 | 8 | 8 | | 2 ICLK |
| 0008 7345h | ICU | Interrupt source priority register 069 | IPR069 | 8 | 8 | | 2 ICLK |
| 0008 7346h | ICU | Interrupt source priority register 070 | IPR070 | 8 | 8 | | 2 ICLK |
| 0008 7347h | ICU | Interrupt source priority register 071 | IPR071 | 8 | 8 | | 2 ICLK |
| 0008 7358h | ICU | Interrupt source priority register 088 | IPR088 | 8 | 8 | | 2 ICLK |
| 0008 7359h | ICU | Interrupt source priority register 089 | IPR089 | 8 | 8 | | 2 ICLK |
| 0008 735Ch | ICU | Interrupt source priority register 092 | IPR092 | 8 | 8 | | 2 ICLK |
| 0008 735Dh | ICU | Interrupt source priority register 093 | IPR093 | 8 | 8 | | 2 ICLK |
| 0008 7362h | ICU | Interrupt source priority register 098 | IPR098 | 8 | 8 | | 2 ICLK |
| 0008 736Ah | ICU | Interrupt source priority register 106 | IPR106 | 8 | 8 | | 2 ICLK |
| 0008 736Bh | ICU | Interrupt source priority register 107 | IPR107 | 8 | 8 | | 2 ICLK |
| 0008 736Ch | ICU | Interrupt source priority register 108 | IPR108 | 8 | 8 | | 2 ICLK |
| 0008 736Dh | ICU | Interrupt source priority register 109 | IPR109 | 8 | 8 | | 2 ICLK |
| 0008 7372h | ICU | Interrupt source priority register 114 | IPR114 | 8 | 8 | | 2 ICLK |
| 0008 7376h | ICU | Interrupt source priority register 118 | IPR118 | 8 | 8 | | 2 ICLK |
| 0008 7379h | ICU | Interrupt source priority register 121 | IPR121 | 8 | 8 | | 2 ICLK |
| 0008 737Bh | ICU | Interrupt source priority register 123 | IPR123 | 8 | 8 | | 2 ICLK |
| 0008 737Dh | ICU | Interrupt source priority register 125 | IPR125 | 8 | 8 | | 2 ICLK |
| 0008 737Fh | ICU | Interrupt source priority register 127 | IPR127 | 8 | 8 | | 2 ICLK |
| 0008 7381h | ICU | Interrupt source priority register 129 | IPR129 | 8 | 8 | | 2 ICLK |
| 0008 7385h | ICU | Interrupt source priority register 133 | IPR133 | 8 | 8 | | 2 ICLK |
| 0008 7386h | ICU | Interrupt source priority register 134 | IPR134 | 8 | 8 | | 2 ICLK |
| 0008 738Ah | ICU | Interrupt source priority register 138 | IPR138 | 8 | 8 | | 2 ICLK |
| 0008 738Bh | ICU | Interrupt source priority register 139 | IPR139 | 8 | 8 | | 2 ICLK |
| 0008 73AAh | ICU | Interrupt source priority register 170 | IPR170 | 8 | 8 | | 2 ICLK |
| 0008 73ABh | ICU | Interrupt source priority register 171 | IPR171 | 8 | 8 | | 2 ICLK |
| 0008 73AEh | ICU | Interrupt source priority register 174 | IPR174 | 8 | 8 | | 2 ICLK |
| 0008 73B1h | ICU | Interrupt source priority register 177 | IPR177 | 8 | 8 | | 2 ICLK |
| 0008 73B4h | ICU | Interrupt source priority register 180 | IPR180 | 8 | 8 | | 2 ICLK |
| 0008 73B7h | ICU | Interrupt source priority register 183 | IPR183 | 8 | 8 | | 2 ICLK |
| 0008 73C6h | ICU | Interrupt source priority register 198 | IPR198 | 8 | 8 | | 2 ICLK |
| 0008 73C7h | ICU | Interrupt source priority register 199 | IPR199 | 8 | 8 | | 2 ICLK |
| 0008 73C8h | ICU | Interrupt source priority register 200 | IPR200 | 8 | 8 | | 2 ICLK |
| 0008 73C9h | ICU | Interrupt source priority register 201 | IPR201 | 8 | 8 | | 2 ICLK |
| 0008 73CEh | ICU | Interrupt source priority register 206 | IPR206 | 8 | 8 | | 2 ICLK |
| 0008 73CFh | ICU | Interrupt source priority register 207 | IPR207 | 8 | 8 | | 2 ICLK |
| 0008 73D0h | ICU | Interrupt source priority register 208 | IPR208 | 8 | 8 | | 2 ICLK |
| 0008 73D1h | ICU | Interrupt source priority register 209 | IPR209 | 8 | 8 | | 2 ICLK |
| 0008 73D2h | ICU | Interrupt source priority register 210 | IPR210 | 8 | 8 | | 2 ICLK |
| 0008 73D3h | ICU | Interrupt source priority register 211 | IPR211 | 8 | 8 | | 2 ICLK |
| 0008 73D4h | ICU | Interrupt source priority register 212 | IPR212 | 8 | 8 | | 2 ICLK |
| 0008 73D5h | ICU | Interrupt source priority register 213 | IPR213 | 8 | 8 | | 2 ICLK |
| 0008 73DAh | ICU | Interrupt source priority register 218 | IPR218 | 8 | 8 | | 2 ICLK |
| 0008 73DEh | ICU | Interrupt source priority register 222 | IPR222 | 8 | 8 | | 2 ICLK |

Table 4.1 List of I/O Registers (Address Order) (13 / 24)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access Cycles | |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|
| | | | | | | ICLK \geq PCLK | ICLK < PCLK |
| 0008 8630h | MTU | Timer interrupt skipping set register | TITCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8631h | MTU | Timer interrupt skipping counter | TITCNT | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8632h | MTU | Timer buffer transfer set register | TBTER | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8634h | MTU | Timer dead time enable register | TDER | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8636h | MTU | Timer output level buffer register | TOLBR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8638h | MTU3 | Timer buffer operation transfer mode register | TBTM | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8639h | MTU4 | Timer buffer operation transfer mode register | TBTM | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8640h | MTU4 | Timer A/D converter start request control register | TADCR | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8644h | MTU4 | Timer A/D converter start request cycle set register A | TADCORA | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8646h | MTU4 | Timer A/D converter start request cycle set register B | TADCORB | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8648h | MTU4 | Timer A/D converter start request cycle set buffer register A | TADCOBRA | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 864Ah | MTU4 | Timer A/D converter start request cycle set buffer register B | TADCOBRB | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8660h | MTU | Timer waveform control register | TWCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8680h | MTU | Timer start register | TSTR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8681h | MTU | Timer synchronous register | TSYR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8684h | MTU | Timer read/write enable register | TRWER | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8690h | MTU0 | Noise filter control register | NFCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8691h | MTU1 | Noise filter control register | NFCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8692h | MTU2 | Noise filter control register | NFCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8693h | MTU3 | Noise filter control register | NFCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8694h | MTU4 | Noise filter control register | NFCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8695h | MTU5 | Noise filter control register | NFCR | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8700h | MTU0 | Timer control register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8701h | MTU0 | Timer mode register | TMDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8702h | MTU0 | Timer I/O control register H | TIORH | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8703h | MTU0 | Timer I/O control register L | TIORL | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8704h | MTU0 | Timer interrupt enable register | TIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8705h | MTU0 | Timer status register | TSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8706h | MTU0 | Timer counter | TCNT | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8708h | MTU0 | Timer general register A | TGRA | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 870Ah | MTU0 | Timer general register B | TGRB | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 870Ch | MTU0 | Timer general register C | TGRC | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 870Eh | MTU0 | Timer general register D | TGRD | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8720h | MTU0 | Timer general register E | TGRE | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8722h | MTU0 | Timer general register F | TGRF | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8724h | MTU0 | Timer interrupt enable register 2 | TIER2 | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8726h | MTU0 | Timer buffer operation transfer mode register | TBTM | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8780h | MTU1 | Timer control register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8781h | MTU1 | Timer mode register | TMDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8782h | MTU1 | Timer I/O control register | TIOR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8784h | MTU1 | Timer interrupt enable register | TIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8785h | MTU1 | Timer status register | TSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8786h | MTU1 | Timer counter | TCNT | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8788h | MTU1 | Timer general register A | TGRA | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 878Ah | MTU1 | Timer general register B | TGRB | 16 | 16 | 2, 3 PCLKB | 2 ICLK |
| 0008 8790h | MTU1 | Timer input capture control register | TICCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8800h | MTU2 | Timer control register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8801h | MTU2 | Timer mode register | TMDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8802h | MTU2 | Timer I/O control register | TIOR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8804h | MTU2 | Timer interrupt enable register | TIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK |
| 0008 8805h | MTU2 | Timer status register | TSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK |

5.2 DC Characteristics

Table 5.2 DC Characteristics (1)

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 2.7$ to 3.6 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|--|--------------|----------------------|------|---------------------|------|-----------------|
| Schmitt trigger input voltage | RIIC input pin (except for SMBus, 5 V tolerant) | V_{IH} | $V_{CC} \times 0.7$ | — | 5.8 | V | |
| | Ports 12, 13, 16, 17, 20, and 21 (5 V tolerant) | | $V_{CC} \times 0.8$ | — | 5.8 | | |
| | Ports 0, 14, 15, 22, 23, 24, 25, 26, 27, 3, 4, 5, A, B, C, E, H, J, and RES# | | $V_{CC} \times 0.8$ | — | $V_{CC} + 0.3$ | | |
| | RIIC input pin (except for SMBus) | V_{IL} | -0.3 | — | $V_{CC} \times 0.3$ | | |
| | Other than RIIC input pin | | -0.3 | — | $V_{CC} \times 0.2$ | | |
| | RIIC input pin (except for SMBus) | ΔV_T | $V_{CC} \times 0.05$ | — | — | | |
| | Other than RIIC input pin | | $V_{CC} \times 0.1$ | — | — | | |
| Input level voltage (except for Schmitt trigger input pins) | MD pin | V_{IH} | $V_{CC} \times 0.9$ | — | $V_{CC} + 0.3$ | V | |
| | EXTAL | | $V_{CC} \times 0.8$ | — | $V_{CC} + 0.3$ | | |
| | RIIC input pin (SMBus) | | 2.1 | — | $V_{CC} + 0.3$ | | |
| | MD pin | V_{IL} | -0.3 | — | $V_{CC} \times 0.1$ | | |
| | EXTAL | | -0.3 | — | $V_{CC} \times 0.2$ | | |
| | RIIC input pin (SMBus) | | -0.3 | — | 0.8 | | |

Table 5.3 DC Characteristics (2)

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 1.8$ to 2.7 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|---|--|---------------------|---------------------|----------------------|---------------------|------|-----------------|---|
| Schmitt trigger input voltage | Ports 12, 13, 16, 17, 20, and 21 (5 V tolerant) | V_{IH} | $V_{CC} \times 0.8$ | — | 5.8 | V | | |
| | Ports 0, 14, 15, 22, 23, 24, 25, 26, 27, 3, 4, 5, A, B, C, E, H, J, and RES# | | $V_{CC} \times 0.8$ | — | $V_{CC} + 0.3$ | | | |
| | All input pins | V_{IL} | -0.3 | — | $V_{CC} \times 0.2$ | | | |
| | Ports 0 to 5, ports A to J | ΔV_T | $V_{CC} \geq 2.2$ V | $V_{CC} \times 0.05$ | — | | | — |
| | | | $V_{CC} < 2.2$ V | $V_{CC} \times 0.03$ | — | | | — |
| RES# | | $V_{CC} \times 0.1$ | — | — | | | | |
| Input level voltage (except for Schmitt trigger input pins) | MD pin | V_{IH} | $V_{CC} \times 0.9$ | — | $V_{CC} + 0.3$ | V | | |
| | EXTAL | | $V_{CC} \times 0.8$ | — | $V_{CC} + 0.3$ | | | |
| | MD pin | V_{IL} | -0.3 | — | $V_{CC} \times 0.1$ | | | |
| | EXTAL | | -0.3 | — | $V_{CC} \times 0.2$ | | | |

Table 5.6 DC Characteristics (5)

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 2.7$ to 3.6 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | | | Symbol | Typ. | Max. | Unit | Test Conditions |
|------------------|---------------------------|---------------------------------|------------------------------------|----------|------|------|------|-----------------|
| Supply current*1 | High-speed operating mode | Normal operating mode | No peripheral operation*3 | I_{CC} | 8.6 | — | mA | |
| | | | All peripheral operation: Normal*4 | | 13 | — | | |
| | | | All peripheral operation: Max.*5 | | — | 59 | | |
| | | Sleep mode | No peripheral operation | | 4.9 | — | | |
| | | | All peripheral operation: Normal | | 9.0 | — | | |
| | | All-module clock stop mode | | | 3.9 | — | | |
| | | Increase during BGO operation*2 | | | 23 | — | | |

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

Note 2. This is the increase if data is programmed to or erasing from the ROM or E2 DataFlash during program execution.

Note 3. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO. FCLK and PCLK are set to divided by 64.

Note 4. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO. FCLK and PCLK are set to divided by 64.

Note 5. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. PCLKA is ICLK divided by 1. FCLK, PCLKB, PCLKC, and PCLKD are ICLK divided by 2.




Figure 5.5 Voltage Dependency in Low-Speed Operating Mode 2 (Reference Data)

Table 5.8 DC Characteristics (7)

Conditions: $V_{CC} = AVCC0 = AVCCA = 1.8$ to 3.6 V, $V_{SS} = AVSS0 = AVSSA = VREFL = VREFL0 = VREFDSL = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | | Symbol | Typ.*3 | Max. | Unit | Test Conditions |
|---|--|---|---------------------------|----------|------|------|-----------------|
| Supply current*1 | Software standby mode*2 | Flash memory power supplied, HOCO power supplied, POR low power consumption function disabled (SOFTCUT[2:0] bits = 000b) | $T_a = 25^\circ\text{C}$ | I_{CC} | 10 | 20 | μA |
| | | | $T_a = 55^\circ\text{C}$ | | 12 | 41 | |
| | | | $T_a = 85^\circ\text{C}$ | | 18 | 113 | |
| | | | $T_a = 105^\circ\text{C}$ | | 29 | 233 | |
| | | Flash memory power supplied, HOCO power not supplied, POR low power consumption function enabled (SOFTCUT[2:0] bits = 110b) | $T_a = 25^\circ\text{C}$ | | 1.7 | 7.9 | |
| | | | $T_a = 55^\circ\text{C}$ | | 2.7 | 25 | |
| | | | $T_a = 85^\circ\text{C}$ | | 7.0 | 86 | |
| | | | $T_a = 105^\circ\text{C}$ | | 16 | 189 | |
| | Deep software standby mode*2 | Flash memory power not supplied, HOCO power not supplied, POR low power consumption function enabled | $T_a = 25^\circ\text{C}$ | 0.3 | 0.8 | | |
| | | | $T_a = 55^\circ\text{C}$ | 0.4 | 1.1 | | |
| | | | $T_a = 85^\circ\text{C}$ | 0.8 | 2.2 | | |
| | | | $T_a = 105^\circ\text{C}$ | 1.3 | 4.7 | | |
| | Increments produced by running voltage detection circuits and disabling the POR low power consumption function | | | | 1.2 | — | |
| Increment for RTC operation (low CL) | | | | 0.6 | — | | |
| Increment for RTC operation (standard CL) | | | | 1.4 | — | | |

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. The IWDT and LVD are stopped.

Note 3. $V_{CC} = 3.3$ V.

Table 5.17 Output Values of Voltage (1)

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 1.8$ to 2.7 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | | Symbol | Min. | Max. | Unit | Test Conditions |
|-------------|--------------------------------------|------------------------|----------|----------------|------|------|--------------------|
| Output low | All output pins (other than RIIC) | Normal output mode | V_{OL} | — | 0.4 | V | $I_{OL} = 0.5$ mA |
| | | High-drive output mode | | — | 0.4 | | $I_{OL} = 1.0$ mA |
| Output high | All output pins | Normal output mode | V_{OH} | $V_{CC} - 0.4$ | — | V | $I_{OL} = -0.5$ mA |
| | | High-drive output mode | | $V_{CC} - 0.4$ | — | | $I_{OL} = -1.0$ mA |

Table 5.18 Output Values of Voltage (2)

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 2.7$ to 3.6 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | | Symbol | Min. | Max. | Unit | Test Conditions |
|-------------|--------------------------------------|------------------------|----------|----------------|------|------|--------------------|
| Output low | All output pins (other than RIIC) | Normal output mode | V_{OL} | — | 1.0 | V | $I_{OL} = 3.0$ mA |
| | | High-drive output mode | | — | 1.0 | | $I_{OL} = 5.0$ mA |
| | RIIC pins | | | — | 0.4 | | $I_{OL} = 3.0$ mA |
| | | | | — | 0.6 | | $I_{OL} = 6.0$ mA |
| Output high | All output pins | Normal output mode | V_{OH} | $V_{CC} - 1.0$ | — | V | $I_{OL} = -3.0$ mA |
| | | High-drive output mode | | $V_{CC} - 1.0$ | — | | $I_{OL} = -5.0$ mA |

5.2.2 Standard I/O Pin Output Characteristics (2)

Figure 5.16 to Figure 5.20 show the characteristics when high-drive output is selected by the drive capacity control register.




Figure 5.16 VOH/VOL and IOH/IOL Voltage Characteristics at Ta = 25°C when High-Drive Output is Selected (Reference Data)




Figure 5.17 VOH/VOL and IOH/IOL Temperature Characteristics at VCC = 1.8 V when High-Drive Output is Selected (Reference Data)

Table 5.22 Operation Frequency Value (Medium-Speed Operating Mode 2A)

Conditions: VCC = AVCC0 = AVCCA = 1.8 to 3.6 V, VSS = AVSS0 = AVSSA = VREFL = VREFL0 = VREFDSL = 0 V,
T_a = -40 to +105°C

| Item | | Symbol | VCC | | Unit |
|-----------------------------|-----------------------------------|------------------|--------------|--------------|------|
| | | | 1.8 to 2.7 V | 2.7 to 3.6 V | |
| Maximum operating frequency | System clock (ICLK) | f _{max} | 12.5 | 25 | MHz |
| | FlashIF clock (FCLK)*1 | | 12.5 | 25 | |
| | Peripheral module clock (PCLKA) | | 12.5 | 25 | |
| | Peripheral module clock (PCLKB) | | 12.5 | 25 | |
| | Peripheral module clock (PCLKC)*2 | | 12.5 | 25 | |
| | Peripheral module clock (PCLKD)*3 | | 12.5 | 25 | |

Note 1. The VCC is 2.7 to 3.6 V and the lower-limit frequency of FCLK is 4 MHz during programming or erasing of the flash memory.

Note 2. The frequency of PCLKC is 25 MHz when the ΔΣ A/D converter is in use.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the A/D converter is in use.

Table 5.23 Operation Frequency Value (Medium-Speed Operating Mode 2B)

Conditions: VCC = AVCC0 = AVCCA = 1.8 to 3.6 V, VSS = AVSS0 = AVSSA = VREFL = VREFL0 = VREFDSL = 0 V,
T_a = -40 to +105°C

| Item | | Symbol | VCC | | Unit |
|-----------------------------|-----------------------------------|------------------|--------------|--------------|------|
| | | | 1.8 to 2.7 V | 2.7 to 3.6 V | |
| Maximum operating frequency | System clock (ICLK) | f _{max} | 12.5 | 25 | MHz |
| | FlashIF clock (FCLK)*1 | | 12.5 | 25 | |
| | Peripheral module clock (PCLKA) | | 12.5 | 25 | |
| | Peripheral module clock (PCLKB) | | 12.5 | 25 | |
| | Peripheral module clock (PCLKC)*2 | | 12.5 | 25 | |
| | Peripheral module clock (PCLKD)*3 | | 12.5 | 25 | |

Note 1. The lower-limit frequency of FCLK is 4 MHz during programming or erasing of the flash memory.

Note 2. The frequency of PCLKC is 25 MHz when the ΔΣ A/D converter is in use.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the A/D converter is in use.

- Note 2. When specifying the main clock oscillator stabilization time, load MOSCWTCR register with a stabilization time value that is greater than the resonator-vendor-recommended value. When determining the main lock oscillation stabilization wait time, allow an adequate margin (2 times is recommended) for the main clock oscillation stabilization time. Start using the main clock in the main clock oscillation stabilization wait time ($t_{\text{MAINOSCWT}}$) after setting up the main clock oscillator for operation with the MOSCCR.MOSTP bit. The indicated value is a reference value that is measured for an 8 MHz resonator.
- Note 3. Sum of the main clock oscillation stabilization time and the PLL oscillation stabilization time.
- Note 4. The indicated value is a reference value that is measured for an 8 MHz resonator.
- Note 5. When specifying the sub-clock oscillation stabilization time, load SOSCWTCR register with a stabilization time value that is greater than the resonator-vendor-recommended value. When determining the sub-clock oscillation stabilization wait time, allow an adequate margin (2 times is recommended) for the sub-clock oscillation stabilization time. Start using the sub-clock in the sub-clock oscillation stabilization wait time (t_{SUBOSCWT}) after setting up the sub-clock oscillator for operation with the SOSCCR.SOSTP or RCR3.RTCEN bit.




Figure 5.25 EXTAL External Clock Input Timing




Figure 5.26 Main Clock Oscillation Start Timing




Figure 5.27 LOCO, IWDTCLK Clock Oscillation Start Timing

5.4.3 Control Signal Timing

Table 5.29 Control Signal Timing

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 1.8$ to 3.6 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|-----------------|------------|-------------------------|------|------|------|--|
| NMI pulse width | t_{NMIW} | 200 | — | — | ns | $t_{c(PCLKB)} \times 2 \leq 200$ ns, Figure 5.39 |
| | | $t_{c(PCLKB)} \times 2$ | — | — | ns | $t_{c(PCLKB)} \times 2 > 200$ ns, Figure 5.39 |
| IRQ pulse width | t_{IRQW} | 200 | — | — | ns | $t_{c(PCLKB)} \times 2 \leq 200$ ns, Figure 5.40 |
| | | $t_{c(PCLKB)} \times 2$ | — | — | ns | $t_{c(PCLKB)} \times 2 > 200$ ns, Figure 5.40 |

Note: • 200 ns minimum in deep software standby and software standby modes.




Figure 5.39 NMI Interrupt Input Timing




Figure 5.40 IRQ Interrupt Input Timing

Table 5.31 Timing of On-Chip Peripheral Modules (2)Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 1.8$ to 3.6 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V, $T_a = -40$ to $+105^\circ\text{C}$ When high-drive output is selected by the drive capacity register while 1.8 V $\leq V_{CC} < 2.7$ V

| Item | | Symbol | Min. | Max. | Unit*1 | Test Conditions | |
|---|--------------------------|--|---------------|------|---------------|--------------------------|---------------|
| SCI | Input clock cycle | Asynchronous | 4 | — | $t_{P_{Cyc}}$ | C = 30 pF Figure 5.46 | |
| | | Clock synchronous | | | | | 6 |
| | Input clock pulse width | | t_{SCKW} | 0.4 | 0.6 | | $t_{S_{Cyc}}$ |
| | Input clock rise time | | t_{SCKr} | — | 20 | | ns |
| | Input clock fall time | | t_{SCKf} | — | 20 | | ns |
| | Output clock cycle | Asynchronous | $t_{S_{Cyc}}$ | 16 | — | | $t_{P_{Cyc}}$ |
| | | Clock synchronous | | | | | |
| | Output clock pulse width | | t_{SCKW} | 0.4 | 0.6 | | $t_{S_{Cyc}}$ |
| | Output clock rise time | | t_{SCKr} | — | 20 | | ns |
| | Output clock fall time | | t_{SCKf} | — | 20 | | ns |
| | Transmit data delay time | Clock synchronous (master) | t_{TXD} | — | 40 | | ns |
| | Transmit data delay time | Clock synchronous (slave) 2.7 V $\leq V_{CC} \leq 3.6$ V | | — | 65 | | |
| | | Clock synchronous (slave) 1.8 V $\leq V_{CC} < 2.7$ V | | — | 85 | | |
| | Receive data setup time | Clock synchronous (master) 2.7 V $\leq V_{CC} \leq 3.6$ V | t_{RXS} | 65 | — | | ns |
| Clock synchronous (master) 1.8 V $\leq V_{CC} < 2.7$ V | | 75 | | — | | | |
| Clock synchronous (slave) | | 40 | | — | | | |
| Receive data hold time | Clock synchronous | t_{RXH} | 40 | — | ns | | |

Note 1. $t_{P_{Cyc}}$: PCLK cycle

Table 5.34 Timing of On-Chip Peripheral Modules (5)

Conditions: $V_{CC} = AV_{CC0} = AV_{CCA} = 2.7$ to 3.6 V, $V_{SS} = AV_{SS0} = AV_{SSA} = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V,
 $T_a = -40$ to $+105^\circ\text{C}$

| Item | | Symbol | Min.*1, *2 | Max. | Unit | Test Conditions |
|-----------------------------------|---|------------|-----------------------------------|---------------------------|------|-----------------|
| RIIC (Standard mode, SMBus) | SCL input cycle time | t_{SCL} | $6 (12) \times t_{IICcyc} + 1300$ | — | ns | Figure 5.54 |
| | SCL input high pulse width | t_{SCLH} | $3 (6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL input low pulse width | t_{SCLL} | $3 (6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL, SDA input rise time | t_{Sr} | — | 1000 | ns | |
| | SCL, SDA input fall time | t_{Sf} | — | 300 | ns | |
| | SCL, SDA input spike pulse removal time | t_{SP} | 0 | $1 (4) \times t_{IICcyc}$ | ns | |
| | SDA input bus free time | t_{BUF} | $3 (6) \times t_{IICcyc} + 300$ | — | ns | |
| | Start condition input hold time | t_{STAH} | $t_{IICcyc} + 300$ | — | ns | |
| | Restart condition input setup time | t_{STAS} | 1000 | — | ns | |
| | Stop condition input setup time | t_{STOS} | 1000 | — | ns | |
| | Data input setup time | t_{SDAS} | $t_{IICcyc} + 50$ | — | ns | |
| | Data input hold time | t_{SDAH} | 0 | — | ns | |
| | SCL, SDA capacitive load | C_b | — | 400 | pF | |
| RIIC (Fast mode) | SCL input cycle time | t_{SCL} | $6 (12) \times t_{IICcyc} + 600$ | — | ns | Figure 5.54 |
| | SCL input high pulse width | t_{SCLH} | $3 (6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL input low pulse width | t_{SCLL} | $3 (6) \times t_{IICcyc} + 300$ | — | ns | |
| | SCL, SDA input rise time | t_{Sr} | $20 + 0.1C_b$ | 300 | ns | |
| | SCL, SDA input fall time | t_{Sf} | $20 + 0.1C_b$ | 300 | ns | |
| | SCL, SDA input spike pulse removal time | t_{SP} | 0 | $1 (4) \times t_{IICcyc}$ | ns | |
| | SDA input bus free time | t_{BUF} | $3 (6) \times t_{IICcyc} + 300$ | — | ns | |
| | Start condition input hold time | t_{STAH} | $t_{IICcyc} + 300$ | — | ns | |
| | Restart condition input setup time | t_{STAS} | 300 | — | ns | |
| | Stop condition input setup time | t_{STOS} | 300 | — | ns | |
| | Data input setup time | t_{SDAS} | $t_{IICcyc} + 50$ | — | ns | |
| | Data input hold time | t_{SDAH} | 0 | — | ns | |
| | SCL, SDA capacitive load | C_b | — | 400 | pF | |

Note: • t_{IICcyc} : RIIC internal reference count clock (IIC ϕ) cycle

Note 1. The value in parentheses is used when the ICMR3.NF[1:0] bits are set to 11b while a digital filter is enabled with the ICFER.NFE bit = 1.

Note 2. C_b indicates the total capacity of the bus line.




Figure 5.41 I/O Port Input Timing




Figure 5.42 MTU Input/Output Timing




Figure 5.43 MTU Clock Input Timing




Figure 5.44 POE# Input Timing




Figure 5.49 RSPCKA Clock Timing and Simple SPI Clock Timing

5.7 D/A Conversion Characteristics

Table 5.40 D/A Conversion Characteristics (1)

Conditions: $V_{CC} = AVCC0 = AVCCA = 2.7$ to 3.6 V, $V_{REFH} = 2.7$ V to $AVCC0$,
 $V_{SS} = AVSS0 = AVSSA = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V, $T_a = -40$ to $+105^\circ\text{C}$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------|------|-----------|-----------|---------------|-----------------------------|
| Resolution | — | — | 10 | Bit | |
| Conversion time | — | — | 3.0 | μs | 20-pF capacitive load |
| Absolute accuracy | — | ± 3.0 | ± 5.0 | LSB | 4-M Ω resistive load |
| | — | — | ± 4.0 | LSB | 8-M Ω resistive load |
| RO output resistance | — | 4.1 | — | k Ω | |

Table 5.41 D/A Conversion Characteristics (2)

Conditions: $V_{CC} = AVCC0 = AVCCA = 2.7$ to 3.6 V, $V_{REFH} = 1.8$ V to $AVCC0$,
 $V_{SS} = AVSS0 = AVSSA = V_{REFL} = V_{REFL0} = V_{REFDSL} = 0$ V, $T_a = -40$ to $+105^\circ\text{C}$

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------|------|-----------|-----------|---------------|-----------------------------|
| Resolution | — | — | 10 | Bit | |
| Conversion time | — | — | 10.0 | μs | 20-pF capacitive load |
| Absolute accuracy | — | ± 5.0 | ± 6.0 | LSB | 4-M Ω resistive load |
| | — | — | ± 5.0 | LSB | 8-M Ω resistive load |
| RO output resistance | — | 4.1 | — | k Ω | |