

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Active
Number of LABs/CLBs	8672
Number of Logic Elements/Cells	19512
Total RAM Bits	516096
Number of I/O	304
Number of Gates	1200000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	400-BGA
Supplier Device Package	400-FBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xa3s1200e-4fgg400q

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the $T_J = -40^{\circ}$ C to +125°C temperature range (Q-Grade)
- XA Spartan-3E devices are available in the -4 speed grade only.
- PCI-66 is not supported in the XA Spartan-3E FPGA product line.
- The readback feature is not supported in the XA

Table 1: Summary of XA Spartan-3E FPGA Attributes

Spartan-3E FPGA product line.

- XA Spartan-3E devices are available in Step 1 only.
- JTAG configuration frequency reduced from 30 MHz to 25 MHz.
- Platform Flash is not supported within the XA family.
- XA Spartan-3E devices are available in Pb-free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3E device must be power cycled prior to reconfiguration.

		Equivalent	(CLB One CLB =	Array Four Slic	ces)		Block				Maximum
Device	System Gates	Logic Cells	Rows	Columns	Total CLBs	Total Slices	Distributed RAM bits ⁽¹⁾	RAM bits ⁽¹⁾	Dedicated Multipliers	DCMs	Maximum User I/O	Differential I/O Pairs
XA3S100E	100K	2,160	22	16	240	960	15K	72K	4	2	108	40
XA3S250E	250K	5,508	34	26	612	2,448	38K	216K	12	4	172	68
XA3S500E	500K	10,476	46	34	1,164	4,656	73K	360K	20	4	190	77
XA3S1200E	1200K	19,512	60	46	2,168	8,672	136K	504K	28	8	304	124
XA3S1600E	1600K	33,192	76	58	3,688	14,752	231K	648K	36	8	376	156

Notes:

1. By convention, one Kb is equivalent to 1,024 bits.

Architectural Overview

The XA Spartan-3E family architecture consists of five fundamental programmable functional elements:

- Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data-Rate (DDR) registers are included.
- **Block RAM** provides data storage in the form of 18-Kbit dual-port blocks.
- **Multiplier Blocks** accept two 18-bit binary numbers as inputs and calculate the product.

 Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A ring of IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XA3S100E, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S100E has only one DCM at the top and bottom, while the XA3S1200E and XA3S1600E add two DCMs in the middle of the left and right sides.

The XA Spartan-3E family features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

Package Marking

Figure 2 provides a top marking example for XA Spartan-3E FPGAs in the quad-flat packages. Figure 3 shows the top marking for XA Spartan-3E FPGAs in BGA packages except the 132-ball chip-scale package (CPG132). The markings for the BGA packages are nearly identical to those

for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator. Figure 4 shows the top marking for XA Spartan-3E FPGAs in the CPG132 package.






Figure 2: XA Spartan-3E FPGA QFP Package Marking Example




Figure 3: XA Spartan-3E FPGA BGA Package Marking Example





Figure 4: XA Spartan-3E FPGA CPG132 Package Marking Example

Ordering Information

XA Spartan-3E FPGAs are available in Pb-free packaging options for all device/package combinations. All devices are in Pb-free packages only, with a "G" character to the ordering code. All devices are available in either I-Grade or

Q-Grade temperature ranges. Only the -4 speed grade is available for the XA Spartan-3E family. See Table 2 for valid device/package combinations.

Pb-Free Packaging



Device		Speed Grade		Package Type / Number of Pins		Temperature Range (T _J)
XA3S100E	-4	Only	VQG100	100-pin Very Thin Quad Flat Pack (VQFP)	I	I-Grade (-40°C to 100°C)
XA3S250E		l	CPG132	132-ball Chip-Scale Package (CSP)	Q	Q-Grade (-40°C to 125°C)
XA3S500E			TQG144	144-pin Thin Quad Flat Pack (TQFP)	1	
XA3S1200E			PQG208	208-pin Plastic Quad Flat Pack (PQFP)		
XA3S1600E			FTG256	256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)		
			FGG400	400-ball Fine-Pitch Ball Grid Array (FBGA)		
			FGG484	484-ball Fine-Pitch Ball Grid Array (FBGA)		

DC Specifications

Table 6: General Recommended Operating Conditions

Symbol	Descriptio	n	Min	Nominal	Max	Units
TJ	Junction temperature	I-Grade	-40	25	100	°C
		Q-Grade	-40	25	125	°C
V _{CCINT}	Internal supply voltage	1.140	1.200	1.260	V	
V _{CCO} ⁽¹⁾	Output driver supply voltage	1.100	-	3.465	V	
V _{CCAUX}	Auxiliary supply voltage		2.375	2.500	2.625	V
$\Delta V_{CCAUX}^{(2)}$	Voltage variance on V_{CCAUX} whe	en using a DCM	-	-	10	mV/ms
V _{IN} ^(3,4,5,6)	Input voltage extremes to avoid turning on I/O protection diodes			-	V _{CCO} + 0.5	V
		Dedicated pins ⁽⁴⁾	-0.5	-	$V_{CCAUX} + 0.5$	V
T _{IN}	Input signal transition time ⁽⁷⁾	1	_	-	500	ns

Notes:

- 1. This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. Table 9 lists the recommended V_{CCO} range specific to each of the single-ended I/O standards, and Table 11 lists that specific to the differential standards.
- 2. Only during DCM operation is it recommended that the rate of change of V_{CCAUX} not exceed 10 mV/ms.
- Each of the User I/O and Dual-Purpose pins is associated with one of the four banks' V_{CCO} rails. Meeting the V_{IN} limit ensures that the internal diode junctions that exist between these pins and their associated V_{CCO} and GND rails do not turn on. See Absolute Maximum Ratings in <u>DS312</u>).
- 4. All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) draw power from the V_{CCAUX} rail (2.5V). Meeting the V_{IN} max limit ensures that the internal diode junctions that exist between each of these pins and the V_{CCAUX} and GND rails do not turn on.
- 5. Input voltages outside the recommended range is permissible provided that the I_{IK} input clamp diode rating is met and no more than 100 pins exceed the range simultaneously. See Absolute Maximum Ratings in <u>DS312</u>).
- 6. See XAPP459, "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins."
- 7. Measured between 10% and 90% V_{CCO} . Follow Signal Integrity recommendations.

General DC Characteristics for I/O Pins

Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins

Symbol	Description	Test Conditions	Min	Тур	Max	Units
ΙL	Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins	Driver is in a high-impedance state, $V_{IN} = 0V$ or V_{CCO} max, sample-tested	-10	_	+10	μA
I _{RPU} ⁽²⁾	Current through pull-up resistor at	$V_{IN} = 0V, V_{CCO} = 3.3V$	-0.36	_	-1.24	mA
	User I/O, Dual-Purpose, Input-only, and Dedicated pins	$V_{IN} = 0V, V_{CCO} = 2.5V$	-0.22	-	-0.80	mA
		$V_{IN} = 0V, V_{CCO} = 1.8V$	-0.10		-0.42	mA
		$V_{IN} = 0V, V_{CCO} = 1.5V$	-0.06	0.27		mA
		$V_{IN} = 0V, V_{CCO} = 1.2V$	-0.04	_	-0.22	mA
R _{PU} ⁽²⁾	Equivalent pull-up resistor value at	$V_{IN} = 0V, V_{CCO} = 3.0V \text{ to } 3.465V$	2.4	-	10.8	kΩ
	User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{BPU}	$V_{IN} = 0V, V_{CCO} = 2.3V \text{ to } 2.7V$	2.7	-	11.8	kΩ
	per Note 2)	$V_{IN} = 0V, V_{CCO} = 1.7V \text{ to } 1.9V$	4.3	_	20.2	kΩ
		$V_{IN} = 0V, V_{CCO} = 1.4V \text{ to } 1.6V$	5.0	-	25.9	kΩ
		$V_{IN} = 0V, V_{CCO} = 1.14V$ to 1.26V	5.5	-	32.0	kΩ

Symbol	Description	Test Conditions	Min	Тур	Max	Units
I _{RPD} ⁽²⁾	Current through pull-down resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins	$V_{IN} = V_{CCO}$	0.10	_	0.75	mA
$R_{PD}^{(2)}$	Equivalent pull-down resistor value at	$V_{IN} = V_{CCO} = 3.0V$ to 3.45V	4.0	-	34.5	kΩ
User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{BPD}	$V_{IN} = V_{CCO} = 2.3V$ to 2.7V	3.0	_	27.0	kΩ	
	per Note 2)	$V_{IN} = V_{CCO} = 1.7V$ to 1.9V	2.3	_	19.0 16.0	kΩ
		$V_{IN} = V_{CCO} = 1.4V$ to 1.6V	1.8	_		kΩ
		$V_{IN} = V_{CCO} = 1.14V$ to 1.26V	1.5	-	12.6	kΩ
I _{REF}	V _{REF} current per pin	All V _{CCO} levels	-10	_	+10	μA
C _{IN}	Input capacitance	-	-	_	10	pF
R _{DT}	Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs.	$V_{OCM} Min \le V_{ICM} \le V_{OCM} Max$ $V_{OD} Min \le V_{ID} \le V_{OD} Max$ $V_{CCO} = 2.5V$	_	120	_	Ω

Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins (Continued)

Notes:

1. The numbers in this table are based on the conditions set forth in Table 6.

2. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO} / I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN} / I_{RPD}$.

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units
I _{CCINTQ}	Quiescent V _{CCINT}	XA3S100E	36	58	mA
	supply current	XA3S250E	104	158	mA
		XA3S500E	145	300	mA
		XA3S1200E	324	500	mA
		XA3S1600E	457	750	mA
I _{CCOQ}	Quiescent V _{CCO}	XA3S100E	1.5	2.0	mA
	supply current	XA3S250E	1.5	3.0	mA
		XA3S500E	1.5	3.0	mA
		XA3S1200E	2.5	4.0	mA
		XA3S1600E	2.5	4.0	mA

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units
I _{CCAUXQ}	Quiescent V _{CCAUX}	XA3S100E	13	22	mA
	supply current	XA3S250E	26	43	mA
		XA3S500E	34	63	mA
		XA3S1200E	59	100	mA
		XA3S1600E	86	150	mA

Table 8: Quiescent Supply Current Characteristics (Continued)

Notes:

- 1. The numbers in this table are based on the conditions set forth in Table 6.
- The numbers in this table are based on the conditions set for the half of the conditions of the conditions of the conditions and the conditions of the condit
- There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The <u>Spartan-3E XPower Estimator</u> provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower <u>Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.</u>
- 4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.

Single-Ended I/O Standards

Table O: Decommonded Operation	a Conditions for Lloor 1/0a	Lloing Single Ended Standarde
Table 9: Recommended Operatin	y contaitions for user i/us	S USING SINGLE-Ended Standards

IOSTANDARD	TANDARD V _{CCO} for Drivers ⁽²⁾ V _{REF}							V _{IH}
Attribute	Min (V)	Nom (V)	Max (V)	Min (V)	Nom (V)	Max (V)	Max (V)	Min (V)
LVTTL	3.0	3.3	3.465				0.8	2.0
LVCMOS33 ⁽⁴⁾	3.0	3.3	3.465				0.8	2.0
LVCMOS25 ^(4,5)	2.3	2.5	2.7				0.7	1.7
LVCMOS18	1.65	1.8	1.95		_{EF} is not use se I/O stand		0.4	0.8
LVCMOS15	1.4	1.5	1.6				0.4	0.8
LVCMOS12	1.1	1.2	1.3				0.4	0.7
PCI33_3	3.0	3.3	3.465				0.3 * V _{CCO}	0.5 * V _{CCO}
HSTL_I_18	1.7	1.8	1.9	0.8	0.9	1.1	V _{REF} - 0.1	V _{REF} + 0.1
HSTL_III_18	1.7	1.8	1.9	-	1.1	-	V _{REF} - 0.1	V _{REF} + 0.1
SSTL18_I	1.7	1.8	1.9	0.833	0.833 0.900 0.969			V _{REF} + 0.125
SSTL2_I	2.3	2.5	2.7	1.15	1.25	1.35	V _{REF} - 0.125	V _{REF} + 0.125

Notes:

- 1. Descriptions of the symbols used in this table are as follows:

 - $\label{eq:V_CCO} V_{CCO} \text{the supply voltage for output drivers} \\ V_{REF} \text{the reference voltage for setting the input switching threshold} \\ V_{IL} \text{the input voltage that indicates a Low logic level} \\ V_{IH} \text{the input voltage that indicates a High logic level} \\ \end{array}$
- 2. The V_{CCO} rails supply only output drivers, not input circuits.
- For device operation, the maximum signal voltage (V_{IH} max) may be as high as V_{IN} max. See Table 72 in DS312. З.
- There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards. 4.
- All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) use the LVCMOS25 standard and draw power from the V_{CCAUX} rail (2.5V). 5. The Dual-Purpose configuration pins use the LVCMOS standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the V_{CCO} lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.
- For information on PCI IP solutions, see www.xilinx.com/pci. 6.



Differential I/O Standards

	V _{CCO} for Drivers ⁽¹⁾				V _{ID}		V _{ICM}			
IOSTANDARD Attribute	Min (V)	Nom (V)	Max (V)	Min (mV)	Nom (mV)	Max (mV)	Min (V)	Nom (V)	Max (V)	
LVDS_25	2.375	2.50	2.625	100	350	600	0.30	1.25	2.20	
BLVDS_25	2.375	2.50	2.625	100	350	600	0.30	1.25	2.20	
MINI_LVDS_25	2.375	2.50	2.625	200	-	600	0.30	-	2.2	
LVPECL_25 ⁽²⁾		Inputs Only		100	800	1000	0.5	1.2	2.0	
RSDS_25	2.375	2.50	2.625	100	200	-	0.3	1.20	1.4	
DIFF_HSTL_I_18	1.7	1.8	1.9	100	-	-	0.8	-	1.1	
DIFF_HSTL_III_18	1.7	1.8	1.9	100	-	-	0.8	-	1.1	
DIFF_SSTL18_I	1.7	1.8	1.9	100	-	-	0.7	-	1.1	
DIFF_SSTL2_I	2.3	2.5	2.7	100	-	-	1.0	-	1.5	

Table 11: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

Notes:

1. The V_{CCO} rails supply only differential output drivers, not input circuits.

2. V_{REF} inputs are not used for any of the differential I/O standards.

Table 12: DC Characteristics of User I/Os Using Differential Signal Standards

		V _{OD}		ΔV	ОD		V _{OCM}		ΔV _C	ОСМ	V _{OH}	V _{OL}
IOSTANDARD Attribute	Min (mV)	Typ (mV)	Max (mV)	Min (mV)	Max (mV)	Min (V)	Тур (V)	Max (V)	Min (mV)	Max (mV)	Min (V)	Max (V)
LVDS_25	250	350	450	-	-	1.125	-	1.375	-	-	-	-
BLVDS_25	250	350	450	-	-	-	1.20	-	-	-	-	-
MINI_LVDS_25	300	-	600	-	50	1.0	-	1.4	-	50	-	-
RSDS_25	100	-	400	-	-	1.1	-	1.4	-	-	-	-
DIFF_HSTL_I_18	-	-	-	-	-	-	-	-	-	-	$V_{CCO} - 0.4$	0.4
DIFF_HSTL_III_18	-	-	-	-	-	-	-	-	-	-	$V_{CCO} - 0.4$	0.4
DIFF_SSTL18_I	-	-	_	-	-	-	-	-	-	-	V _{TT} + 0.475	V _{TT} – 0.475
DIFF_SSTL2_I	-	-	-	-	_	_	-	-	_	_	V _{TT} + 0.61	V _{TT} – 0.61

Notes:

1. The numbers in this table are based on the conditions set forth in Table 6, and Table 11.

2. Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100Ω across the N and P pins of the differential signal pair. The exception is for BLVDS, shown in Figure 5 below.

3. At any given time, no more than two of the following differential output standards may be assigned to an I/O bank: LVDS_25, RSDS_25, MINI_LVDS_25

XILINX[®]

			IFD_ DELAY_		-4 Speed Grade	
Symbol	Description	Conditions	VALUE=	Device	Min	Units
Setup Time	s		<u>.</u>			
T _{PSDCM}	When writing to the Input Flip-Flop	LVCMOS25 ⁽²⁾ ,	0	XA3S100E	2.98	ns
data at transiti The D0	(IFF), the time from the setup of data at the Input pin to the active	IFD_DELAY_VALUE = 0, with $DCM^{(4)}$		XA3S250E	2.59	ns
	transition at a Global Clock pin.			XA3S500E	2.59	ns
	The DCM is used. No Input Delay			XA3S1200E	2.58	ns
	is programmed.			XA3S1600E	2.59	ns
T _{PSFD}	PSFD When writing to IFF, the time from the setup of data at the Input pin to an active transition at the Global			XA3S100E	3.58	ns
			IFD_DELAY_VALUE = default software setting	3	XA3S250E	3.91
Clock pin. The DCM is not used.	denaur contrare county	2	XA3S500E	4.02	ns	
	The Input Delay is programmed.		5	XA3S1200E	5.52	ns
			4	XA3S1600E	4.46	ns
Hold Times						
T _{PHDCM}	When writing to IFF, the time from	LVCMOS25 ⁽³⁾ , IFD_DELAY_VALUE = 0, with DCM ⁽⁴⁾	0	XA3S100E	-0.52	ns
	the active transition at the Global Clock pin to the point when data			XA3S250E	0.14	ns
	must be held at the Input pin. The			XA3S500E	0.14	ns
	DCM is used. No Input Delay is			XA3S1200E	0.15	ns
	programmed.			XA3S1600E	0.14	ns
T _{PHFD}	When writing to IFF, the time from	LVCMOS25 ⁽³⁾ ,	2	XA3S100E	-0.24	ns
	the active transition at the Global Clock pin to the point when data	IFD_DELAY_VALUE = default software setting	3	XA3S250E	-0.32	ns
must be held at the Input pin. DCM is not used. The Input De	must be held at the Input pin. The	ueiauli suliwale selling	2	XA3S500E	-0.49	ns
	DCM is not used. The Input Delay		5	XA3S1200E	-0.63	ns
	is programmed.		4	XA3S1600E	-0.39	ns

Table 14: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

Notes:

1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6 and Table 9.

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 17. If this is true of the data Input, add the appropriate Input adjustment from the same table.

3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 17. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.

4. DCM output jitter is included in all measurements.



Convert C LVCMOS25 w Fast Slew Ra Signal Stand	ate to the F	Drive and ollowing	Add the Adjustment Below -4 Speed Grade	Units
Single-Ended	=	,		
	Slow	2 mA	5.41	ns
		4 mA	2.41	ns
		6 mA	1.90	ns
		8 mA	0.67	ns
		12 mA	0.70	ns
		16 mA	0.43	ns
	Fast	2 mA	5.00	ns
		4 mA	1.96	ns
		6 mA	1.45	ns
		8 mA	0.34	ns
		12 mA	0.30	ns
		16 mA	0.30	ns
LVCMOS33	Slow	2 mA	5.29	ns
		4 mA	1.89	ns
		6 mA	1.04	ns
		8 mA	0.69	ns
		12 mA	0.42	ns
		16 mA	0.43	ns
	Fast	2 mA	4.87	ns
		4 mA	1.52	ns
		6 mA	0.39	ns
		8 mA	0.34	ns
		12 mA	0.30	ns
		16 mA	0.30	ns
LVCMOS25	Slow	2 mA	4.21	ns
		4 mA	2.26	ns
		6 mA	1.52	ns
		8 mA	1.08	ns
		12 mA	0.68	ns
	Fast	2 mA	3.67	ns
		4 mA	1.72	ns
		6 mA	0.46	ns
		8 mA	0.21	ns
		12 mA	0	ns

Table 18: Output Timing Adjustments for IOB

Table 18: Output Timing Adjustments for IOB (Continued)

Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following		Add the Adjustment Below -4 Speed Grade	-	
	Signal Standard (IOSTANDARD)			Units
LVCMOS18	Slow	2 mA	5.24	ns
		4 mA	3.21	ns
		6 mA	2.49	ns
	8 mA		1.90	ns
	Fast 2 mA		4.15	ns
		4 mA	2.13	ns
		6 mA	1.14	ns
		8 mA	0.75	ns
LVCMOS15	Slow	2 mA	4.68	ns
		4 mA	3.97	ns
		6 mA	3.11	ns
	Fast	2 mA	3.38	ns
		4 mA	2.70	ns
		6 mA	1.53	ns
LVCMOS12	Slow	2 mA	6.63	ns
	Fast	2 mA	4.44	ns
HSTL_I_18			0.34	ns
HSTL_III_18			0.55	ns
PCI33_3			0.46	ns
SSTL18_I			0.25	ns
SSTL2_I			-0.20	ns
Differential Sta	ndards		!	
LVDS_25			-0.55	ns
BLVDS_25			0.04	ns
MINI_LVDS_25			-0.56	ns
LVPECL_25			Input Only	ns
RSDS_25			-0.48	ns
DIFF_HSTL_I_18			0.42	ns
DIFF_HSTL_III_18			0.55	ns
DIFF_SSTL18_I			0.40	ns
DIFF_SSTL2_I			0.44	ns

Notes:

1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6, Table 9, and Table 11.

 These adjustments are used to convert output- and three-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.

Configurable Logic Block Timing

Table 20: CLB (SLICEM) Timing

		-4 Spee	ed Grade	
Symbol	Description	Min	Max	Units
Clock-to-Output	Times			
Т _{СКО}	When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output	-	0.60	ns
Setup Times	-		ļ.	Į
T _{AS}	Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB	0.52	-	ns
T _{DICK}	Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB	1.81	-	ns
Hold Times	1			
T _{AH}	Time from the active transition at the CLK input to the point where data is last held at the F or G input	0	-	ns
T _{CKDI}	Time from the active transition at the CLK input to the point where data is last held at the BX or BY input	0	-	ns
Clock Timing				I
Т _{СН}	The High pulse width of the CLB's CLK signal	0.80	-	ns
T _{CL}	The Low pulse width of the CLK signal	0.80	-	ns
F _{TOG}	Toggle frequency (for export control)	0	572	MHz
Propagation Tim	es		1	l
T _{ILO}	The time it takes for data to travel from the CLB's F (G) input to the X (Y) output	-	0.76	ns
Set/Reset Pulse	Width		L	1
T _{RPW_CLB}	The minimum allowable pulse width, High or Low, to the CLB's SR input	1.80	-	ns

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.

Clock Buffer/Multiplexer Switching Characteristics

Table 23: Clock Distribution Switching Characteristics

		Maximum	
Description	Symbol	-4 Speed Grade	Units
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output delay	T _{GIO}	1.46	ns
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1 inputs. Same as BUFGCE enable CE-input	T _{GSI}	0.63	ns
Frequency of signals distributed on global buffers (all sides)	F _{BUFG}	311	MHz

18 x 18 Embedded Multiplier Timing

Table 24: 18 x 18 Embedded Multiplier Timing

		-4 Spee	ed Grade	
Symbol	Description	Min	Max	Units
Combinatoria	l Delay			
T _{MULT}	Combinatorial multiplier propagation delay from the A and B inputs to the P outputs, assuming 18-bit inputs and a 36-bit product (AREG, BREG, and PREG registers unused)	-	4.88 ⁽¹⁾	ns
Clock-to-Outp	out Times	L	1	
T _{MSCKP_P}	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using the PREG register ⁽²⁾	-	1.10	ns
T _{MSCKP_A} T _{MSCKP_B}	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using either the AREG or BREG register ⁽³⁾	-	4.97	ns
Setup Times		L	1	
T _{MSDCK_P}	Data setup time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) ⁽²⁾	3.98	-	ns
T _{MSDCK_A}	Data setup time at the A input before the active transition at the CLK when using the AREG input register $^{\rm (3)}$	0.23	-	ns
T _{MSDCK_B}	Data setup time at the B input before the active transition at the CLK when using the BREG input register $^{\rm (3)}$	0.39	-	ns
Hold Times		L		
T _{MSCKD_P}	Data hold time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) ⁽²⁾	-0.97		
T _{MSCKD_A}	Data hold time at the A input before the active transition at the CLK when using the AREG input register $^{\rm (3)}$	0.04		
T _{MSCKD_B}	Data hold time at the B input before the active transition at the CLK when using the BREG input register ^{(3)}	0.05		

Table 24: 18 x 18 Embedded Multiplier Timing (Continued)

		-4 Speed Grade						
Symbol	Description	Min	Max	Units				
Clock Frequen	Clock Frequency							
F _{MULT}	Internal operating frequency for a two-stage 18x18 multiplier using the AREG and BREG input registers and the PREG output register ⁽¹⁾	0	240	MHz				

Notes:

1. Combinatorial delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.

2. The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.

3. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.

Block RAM Timing

Table 25: Block RAM Timing

		-4 Spee		
Symbol	Description	Min	Max	Units
Clock-to-Ou	tput Times			-
Т _{ВСКО}	When reading from block RAM, the delay from the active transition at the CLK input to data appearing at the DOUT output	-	2.82	ns
Setup Times	,		J	_ IL
T _{BACK}	Setup time for the ADDR inputs before the active transition at the CLK input of the block RAM	0.38	-	ns
T _{BDCK}	Setup time for data at the DIN inputs before the active transition at the CLK input of the block RAM	0.23	-	ns
T _{BECK}	Setup time for the EN input before the active transition at the CLK input of the block RAM	0.77	-	ns
T _{BWCK}	Setup time for the WE input before the active transition at the CLK input of the block RAM	1.26	-	ns
Hold Times				
T _{BCKA}	Hold time on the ADDR inputs after the active transition at the CLK input	0.14	-	ns
T _{BCKD}	Hold time on the DIN inputs after the active transition at the CLK input	0.13	-	ns
T _{BCKE}	Hold time on the EN input after the active transition at the CLK input	0	-	ns
Т _{ВСКW}	Hold time on the WE input after the active transition at the CLK input	0	-	ns

Table 25: Block RAM Timing (Continued)

		-4 Speed Grade		
Symbol	Description	Min	Max	Units
Clock Timing	•			
T _{BPWH}	High pulse width of the CLK signal	1.59	-	ns
T _{BPWL}	Low pulse width of the CLK signal	1.59	-	ns
Clock Freque	ncy			
F _{BRAM}	Block RAM clock frequency. RAM read output value written back into RAM, for shift registers and circular buffers. Write-only or read-only performance is faster.	0	230	MHz

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.

Digital Clock Manager Timing

For specification purposes, the DCM consists of three key components: the Delay-Locked Loop (DLL), the Digital Frequency Synthesizer (DFS), and the Phase Shifter (PS).

Aspects of DLL operation play a role in all DCM applications. All such applications inevitably use the CLKIN and the CLKFB inputs connected to either the CLK0 or the CLK2X feedback, respectively. Thus, specifications in the DLL tables (Table 26 and Table 27) apply to any application that only employs the DLL component. When the DFS and/or the PS components are used together with the DLL, then the specifications listed in the DFS and PS tables (Table 28 through Table 31) supersede any corresponding ones in the DLL tables. DLL specifications that do not change with the addition of DFS or PS functions are presented in Table 26 and Table 27.

Period jitter and cycle-cycle jitter are two of many different ways of specifying clock jitter. Both specifications describe statistical variation from a mean value.

Period jitter is the worst-case deviation from the ideal clock period over a collection of millions of samples. In a histogram of period jitter, the mean value is the clock period.

Cycle-cycle jitter is the worst-case difference in clock period between adjacent clock cycles in the collection of clock periods sampled. In a histogram of cycle-cycle jitter, the mean value is zero.

Spread Spectrum

DCMs accept typical spread spectrum clocks as long as they meet the input requirements. The DLL will track the frequency changes created by the spread spectrum clock to drive the global clocks to the FPGA logic. See <u>XAPP469</u>, *Spread-Spectrum Clocking Reception for Displays* for details.

Table 29: Switching Characteristics for the DFS

				-4 Spee	ed Grade	
Symbol	Description		Device	Device Min		Units
Output Frequency Ranges						I
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 or	utputs	All	5	311	MHz
Output Clock Jitter ^(2,3)					1	1
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180		All	Тур	Max	
	outputs	CLKIN <u><</u> 20 MHz		See	Note 4	ps
		CLKIN > 20 MHz		±[1% of CLKFX period + 100]	±[1% of CLKFX period + 200]	ps
Duty Cycle ^(5,6)						
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLK including the BUFGMUX and clock tree duty	All	-	±[1% of CLKFX period + 400]	ps	
Phase Alignment ⁽⁶⁾					1	1
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX outpu output when both the DFS and DLL are use		All	-	±200	ps
CLKOUT_PHASE_FX180		Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used			±[1% of CLKFX period + 300]	ps
Lock Time		Ĺ				
LOCK_FX ⁽²⁾	The time from deassertion at the DCM's Reset input to the rising transition at its	5 MHz ≤ F _{CLKIN} ≤ 15 MHz	All	-	5	ms
	LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. If using both the DLL and the DFS, use the longer locking time.	F _{CLKIN} > 15 MHz		-	450	μs

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 28.

For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute. 2.

Maximum output jitter is characterized within a reasonable noise environment (150 ps input period jitter, 40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application. Use the Spartan-3A Jitter Calculator (www.xilinx.com/support/documentation/data_sheets/s3a_jitter_calc.zip) to estimate DFS output jitter. Use the З.

4. Clocking Wizard to determine jitter for a specific design. The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.

5.

Some duty-cycle and alignment specifications include 1% of the CLKFX output period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of " \pm [1% of CLKFX period + 300]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 300 ps] = \pm 400 ps. 6.

Phase Shifter

Table 30: Recommended Operating Conditions for the PS in Variable Phase Mode

		-4 Speed Grade Min Max		Units	
Symbol	Description				
Operating Frequence	cy Ranges				
PSCLK_FREQ (F _{PSCLK})	Frequency for the PSCLK input	1	167	MHz	
Input Pulse Require	ments				
PSCLK_PULSE	PSCLK pulse width as a percentage of the PSCLK period	40%	60%	-	

Table 31: Switching Characteristics for the PS in Variable Phase Mode

Symbol	Description			Units			
Phase Shifting Range	Phase Shifting Range						
MAX_STEPS ⁽²⁾	Maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. If using CLKIN_DIVIDE_BY_2 = TRUE, double the clock effective clock period.	CLKIN < 60 MHz	±[INTEGER(10 ● (T _{CLKIN} – 3 ns))]	steps			
		CLKIN <u>></u> 60 MHz	±[INTEGER(15 ● (T _{CLKIN} – 3 ns))]	steps			
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting	±(MAX_STEPS ● DCM_DELAY_STEP_MIN]		ns			
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	±[MAX_STEPS ● DCM_DELAY_STEP_MAX]		ns			

Notes:

- 1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 30.
- 2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, i.e., the PHASE_SHIFT attribute is set to 0.
- 3. The DCM_DELAY_STEP values are provided at the bottom of Table 27.

Miscellaneous DCM Timing

Table 32: Miscellaneous DCM Timing

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN ⁽¹⁾	Minimum duration of a RST pulse width	3	-	CLKIN cycles
DCM_RST_PW_MAX ⁽²⁾	Maximum duration of a RST pulse width	N/A	N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME ⁽³⁾	Maximum duration from V _{CCINT} applied to FPGA	N/A	N/A	minutes
	configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL		N/A	minutes

Notes:

1. This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.

- 2. This specification is equivalent to the Virtex-4 DCM_RESET specification. This specification does not apply for Spartan-3E FPGAs.
- 3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3E FPGAs.



Master Serial and Slave Serial Mode Timing

Table 38: Timing for the Master Serial and Slave	Serial Configuration Modes
--	----------------------------

			Slave/	-4 Speed Grade			
Symbol	Descri	Description Master		Min	Max	Units	
Clock-to-	Dutput Times						
T _{CCO}	The time from the falling transition appearing at the DOUT pin	Both	1.5	10.0	ns		
Setup Tim	nes					4	
T _{DCC}	The time from the setup of data at the CCLK pin	Both	11.0	-	ns		
Hold Time	es la			L			
T _{CCD}	The time from the active edge of the CCLK pin to the point when data is last held at the DIN pin		Both	0	-	ns	
Clock Tim	ling			L			
Т _{ССН}	T _{CCH} High pulse width at the CCLK input pin		Master	See Table 36			
		Slave	See Table 37				
T _{CCL}	T _{CCL} Low pulse width at the CCLK input pin		Master	See Table 36			
		Slave	See Table 37				
F _{CCSER}	Frequency of the clock signal at	No bitstream compression	Slave	0	66 ⁽²⁾	MHz	
	the CCLK input pin	With bitstream compression		0	20	MHz	

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.

2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.



IEEE 1149.1/1553 JTAG Test Access Port Timing

Table 44: Timing for the JTAG Test Access Port

		-4 Speed Grade			
Symbol	Description	Min	Max	Units	
Clock-to-Output	Times			1	
T _{TCKTDO}	The time from the falling transition on the TCK pin1.0to data appearing at the TDO pin1.0		11.0	ns	
Setup Times					
T _{TDITCK}	The time from the setup of data at the TDI pin to the rising transition at the TCK pin	7.0	-	ns	
T _{TMSTCK}	The time from the setup of a logic level at the TMS pin to the rising transition at the TCK pin	7.0	-	ns	
Hold Times	1			4	
T _{TCKTDI}	The time from the rising transition at the TCK pin0to the point when data is last held at the TDI pin		-	ns	
T _{TCKTMS} The time from the rising transition at the TCH to the point when a logic level is last held at TMS pin		0	-	ns	
Clock Timing					
T _{CCH}	The High pulse width at the TCK pin	5	-	ns	
T _{CCL}	The Low pulse width at the TCK pin	5	-	ns	
F _{TCK}	Frequency of the TCK signal	-	25	MHz	

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
08/31/07	1.0	Initial Xilinx release.
01/20/09	1.1	 Updated "Key Feature Differences from Commercial XC Devices." Updated T_{ACC} requirement in Table 43. Updated description of T_{DCC} and T_{CCD} in Table 42. Removed Table 45: MultiBoot Trigger Timing.
09/09/09	2.0	 Added package sizes to Table 2, page 4. Removed Genealogy Viewer Link from "Package Marking," page 5. Updated data and notes for Table 6, page 8. Updated test conditions for R_{PU} and maximum value for C_{IN} in Table 7, page 8. Updated notes for Table 8, page 9. Updated Max V_{CCO} for LVTTL and LVCMOS33, removed PCIX data, updated V_{IL} Max for LVCMOS18, LVCMOS15, and LVCMOS12, updated V_{IH} Min for LVCMOS12, and added note 6 in Table 9, page 11. Removed PCIX data, revised note 2, and added note 4 in Table 10, page 12. Updated figure description of Figure 5, page 14. Added note 4 to Table 13, page 14. Removed PC166_3 and PCIX adjustment values from Table 17, page 17. Deleted Table 18 (duplicate of Table 17, page 17). Subsequent tables renumbered. Removed PCIX data and removed V_{REF} values for DIFF_HSTL_1_18, DIFF_HSTL_III_18, DIFF_SSTL18_1, and DIFF_SSTL2_1 from Table 19, page 19. Updated notes, references to notes, and revised the maximum clock-to-output times for T_{MSCKP_P} Table 24, page 22. Added note 3 in Table 26, page 25. Added note 4 table 28, page 26. Updated notes, references to notes, and CLKOUT_PER_JITT_FX data in Table 29, page 27. Updated MAX_STEPS data in Table 31, page 28. Updated ConfigRate Setting for T_{CCLK1} to indicate 1 is the default value in Table 34, page 30.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

