

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	3688
Number of Logic Elements/Cells	33192
Total RAM Bits	663552
Number of I/O	304
Number of Gates	1600000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	400-BGA
Supplier Device Package	400-FBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xa3s1600e-4fgg400q

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the T_J = -40°C to +125°C temperature range (Q-Grade)
- XA Spartan-3E devices are available in the -4 speed grade only.
- PCI-66 is not supported in the XA Spartan-3E FPGA product line.
- The readback feature is not supported in the XA

Spartan-3E FPGA product line.

- XA Spartan-3E devices are available in Step 1 only.
- JTAG configuration frequency reduced from 30 MHz to 25 MHz.
- Platform Flash is not supported within the XA family.
- XA Spartan-3E devices are available in Pb-free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3E device must be power cycled prior to reconfiguration.

Table 1: Summary of XA Spartan-3E FPGA Attributes

		Equivalent	(CLB a	•	es)		Block				Maximum
Device	System Gates	Logic Cells	Rows	Columns	Total CLBs	Total Slices	Distributed RAM bits ⁽¹⁾	RAM bits ⁽¹⁾	Dedicated Multipliers	DCMs	Maximum User I/O	Differential I/O Pairs
XA3S100E	100K	2,160	22	16	240	960	15K	72K	4	2	108	40
XA3S250E	250K	5,508	34	26	612	2,448	38K	216K	12	4	172	68
XA3S500E	500K	10,476	46	34	1,164	4,656	73K	360K	20	4	190	77
XA3S1200E	1200K	19,512	60	46	2,168	8,672	136K	504K	28	8	304	124
XA3S1600E	1600K	33,192	76	58	3,688	14,752	231K	648K	36	8	376	156

Notes:

Architectural Overview

The XA Spartan-3E family architecture consists of five fundamental programmable functional elements:

- Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data-Rate (DDR) registers are included.
- Block RAM provides data storage in the form of 18-Kbit dual-port blocks.
- Multiplier Blocks accept two 18-bit binary numbers as inputs and calculate the product.


 Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A ring of IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XA3S100E, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S100E has only one DCM at the top and bottom, while the XA3S1200E and XA3S1600E add two DCMs in the middle of the left and right sides.

The XA Spartan-3E family features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

^{1.} By convention, one Kb is equivalent to 1,024 bits.





 The XA3S1200E and XA3S1600E have two additional DCMs on both the left and right sides as indicated by the dashed lines. The XA3S100E has only one DCM at the top and one at the bottom.

Figure 1: XA Spartan-3E Family Architecture

Configuration

XA Spartan-3E FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored externally in a PROM or some other non-volatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of five different modes:

- Serial Peripheral Interface (SPI) from an industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up or Down from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary Scan (JTAG), typically downloaded from a processor or system tester.

I/O Capabilities

The XA Spartan-3E FPGA SelectIO interface supports many popular single-ended and differential standards. Table 2 shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination.

XA Spartan-3E FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3V PCI at 33 MHz
- HSTL I and III at 1.8V, commonly used in memory applications
- SSTL I at 1.8V and 2.5V, commonly used for memory applications



XA Spartan-3E FPGAs support the following differential standards:

- LVDS
- Bus LVDS
- mini-LVDS
- RSDS

- Differential HSTL (1.8V, Types I and III)
- Differential SSTL (2.5V and 1.8V, Type I)
- 2.5V LVPECL inputs

Table 2: Available User I/Os and Differential (Diff) I/O Pairs

Package	VQG	100	CPG	132	TQG	i144	PQC	3208	FTG	i256	FGG	400	FGG	484
Size (mm)	16 >	c 16	8 :	x 8	22 >	c 22	28 2	x 28	17 3	c 17	21 >	c 21	23 x	23
Device	User	Diff	User	Diff	User	Diff	User	Diff	User	Diff	User	Diff	User	Diff
XA3S100E	66 (7)	30 <i>(2)</i>	83 (11)	35 <i>(2)</i>	108 (28)	40 (4)	-	-	-	-	-	-	-	-
XA3S250E	66 (7)	30 (2)	92 (7)	41 (2)	108 (28)	40 (4)	158 (32)	65 (5)	172 (40)	68 (8)	-	-	-	-
XA3S500E	-	-	92 (7)	41 (2)	-	-	158 (32)	65 (5)	190 (41)	77 (8)	-	-	-	-
XA3S1200E	-	-	-	-	-	-	-	-	190 (40)	77 (8)	304 (72)	124 (20)	-	-
XA3S1600E	-	-	-	-	-	-	-	-	-	-	304 (72)	124 <i>(20)</i>	376 (82)	156 (21)

All XA Spartan-3E devices provided in the same package are pin-compatible as further described in Module 4: Pinout Descriptions of DS312.

^{2.} The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (*italics*) indicates the number of input-only pins.



Power Supply Specifications

Table 3: Supply Voltage Thresholds for Power-On Reset

Symbol	Description	Min	Max	Units
V _{CCINTT}	Threshold for the V _{CCINT} supply	0.4	1.0	V
V _{CCAUXT}	Threshold for the V _{CCAUX} supply	0.8	2.0	V
V _{CCO2T}	Threshold for the V _{CCO} Bank 2 supply	0.4	1.0	V

Notes:

- V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source.
- 2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 4: Supply Voltage Ramp Rate

Symbol	Description	Min	Max	Units
V _{CCINTR}	Ramp rate from GND to valid V _{CCINT} supply level	0.2	50	ms
V _{CCAUXR}	Ramp rate from GND to valid V _{CCAUX} supply level	0.2	50	ms
V _{CCO2R}	Ramp rate from GND to valid V _{CCO} Bank 2 supply level	0.2	50	ms

Notes:

- 1. V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source.
- 2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 5: Supply Voltage Levels Necessary for Preserving RAM Contents

Symbol	Description	Min	Units
V _{DRINT}	V _{CCINT} level required to retain RAM data	1.0	V
V _{DRAUX}	V _{CCAUX} level required to retain RAM data	2.0	V

Notes:

RAM contents include configuration data.



Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins (Continued)

Symbol	Description	Test Conditions	Min	Тур	Max	Units
I _{RPD} ⁽²⁾	Current through pull-down resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins	$V_{IN} = V_{CCO}$	0.10	-	0.75	mA
R _{PD} ⁽²⁾	Equivalent pull-down resistor value at	$V_{IN} = V_{CCO} = 3.0V \text{ to } 3.45V$	4.0	_	34.5	kΩ
	User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{RPD}	$V_{IN} = V_{CCO} = 2.3V \text{ to } 2.7V$	3.0	_	27.0	kΩ
	per Note 2)	2.3	_	19.0	kΩ	
		$V_{IN} = V_{CCO} = 1.4V \text{ to } 1.6V$	1.8	_	16.0	kΩ
		$V_{IN} = V_{CCO} = 1.14V \text{ to } 1.26V$	1.5	_	12.6	kΩ
I _{REF}	V _{REF} current per pin	All V _{CCO} levels	-10	_	+10	μΑ
C _{IN}	Input capacitance	-	_	_	10	pF
R _{DT}	Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs.	V_{OCM} Min $\leq V_{ICM} \leq V_{OCM}$ Max V_{OD} Min $\leq V_{ID} \leq V_{OD}$ Max $V_{CCO} = 2.5V$	_	120	_	Ω

- 1. The numbers in this table are based on the conditions set forth in Table 6.
- 2. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO} / I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN} / I_{RPD}$.

Table 8: Quiescent Supply Current Characteristics

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units
I _{CCINTQ}	Quiescent V _{CCINT}	XA3S100E	36	58	mA
	supply current	XA3S250E	104	158	mA
		XA3S500E	145	300	mA
		XA3S1200E	324	500	mA
		XA3S1600E	457	750	mA
Iccoq	Quiescent V _{CCO}	XA3S100E	1.5	2.0	mA
	supply current	XA3S250E	1.5	3.0	mA
		XA3S500E	1.5	3.0	mA
		XA3S1200E	2.5	4.0	mA
		XA3S1600E	2.5	4.0	mA



Single-Ended I/O Standards

Table 9: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

IOSTANDARD	Vcc	_{CO} for Drive	rs ⁽²⁾		V_{REF}		V_{IL}	V _{IH}
Attribute	Min (V)	Nom (V)	Max (V)	Min (V)	Nom (V)	Max (V)	Max (V)	Min (V)
LVTTL	3.0	3.3	3.465				0.8	2.0
LVCMOS33 ⁽⁴⁾	3.0	3.3	3.465				0.8	2.0
LVCMOS25 ^(4,5)	2.3	2.5	2.7				0.7	1.7
LVCMOS18	1.65	1.8	1.95		_{EF} is not use se I/O standa		0.4	0.8
LVCMOS15	1.4	1.5	1.6				0.4	0.8
LVCMOS12	1.1	1.2	1.3				0.4	0.7
PCI33_3	3.0	3.3	3.465				0.3 * V _{CCO}	0.5 * V _{CCO}
HSTL_I_18	1.7	1.8	1.9	0.8	0.9	1.1	V _{REF} - 0.1	V _{REF} + 0.1
HSTL_III_18	1.7	1.8	1.9	-	- 1.1 -			V _{REF} + 0.1
SSTL18_I	1.7	1.8	1.9	0.833 0.900 0.969		V _{REF} - 0.125	V _{REF} + 0.125	
SSTL2_I	2.3	2.5	2.7	1.15	1.25	1.35	V _{REF} - 0.125	V _{REF} + 0.125

- Descriptions of the symbols used in this table are as follows:

 - V_{CCO} the supply voltage for output drivers V_{REF} the reference voltage for setting the input switching threshold

 - $V_{IL}^{\rm NL}$ the input voltage that indicates a Low logic level V_{IH} the input voltage that indicates a High logic level
- The V_{CCO} rails supply only output drivers, not input circuits.
- For device operation, the maximum signal voltage (V_{IH} max) may be as high as V_{IN} max. See Table 72 in DS312.
- There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.
- All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) use the LVCMOS25 standard and draw power from the V_{CCAUX} rail (2.5V). The Dual-Purpose configuration pins use the LVCMOS standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the V_{CCO} lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.
- For information on PCI IP solutions, see www.xilinx.com/pci.



Differential I/O Standards

Table 11: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

	V _{CCO} for Drivers ⁽¹⁾						V _{ICM}			
IOSTANDARD Attribute	Min (V)	Nom (V)	Max (V)	Min (mV)	Nom (mV)	Max (mV)	Min (V)	Nom (V)	Max (V)	
LVDS_25	2.375	2.50	2.625	100	350	600	0.30	1.25	2.20	
BLVDS_25	2.375	2.50	2.625	100	350	600	0.30	1.25	2.20	
MINI_LVDS_25	2.375	2.50	2.625	200	-	600	0.30	-	2.2	
LVPECL_25 ⁽²⁾		Inputs Only		100	800	1000	0.5	1.2	2.0	
RSDS_25	2.375	2.50	2.625	100	200	-	0.3	1.20	1.4	
DIFF_HSTL_I_18	1.7	1.8	1.9	100	-	-	0.8	-	1.1	
DIFF_HSTL_III_18	1.7	1.8	1.9	100	-	-	0.8	-	1.1	
DIFF_SSTL18_I	1.7	1.8	1.9	100	-	-	0.7	-	1.1	
DIFF_SSTL2_I	2.3	2.5	2.7	100	-	-	1.0	-	1.5	

Notes:

- The V_{CCO} rails supply only differential output drivers, not input circuits.
- 2. V_{REF} inputs are not used for any of the differential I/O standards.

Table 12: DC Characteristics of User I/Os Using Differential Signal Standards

		V_{OD}		ΔV	OD		V _{OCM}		ΔV	ОСМ	V _{OH}	V _{OL}
IOSTANDARD Attribute	Min (mV)	Typ (mV)	Max (mV)	Min (mV)	Max (mV)	Min (V)	Typ (V)	Max (V)	Min (mV)	Max (mV)	Min (V)	Max (V)
LVDS_25	250	350	450	-	_	1.125	-	1.375	-	_	-	_
BLVDS_25	250	350	450	-	_	_	1.20	-	_	_	_	_
MINI_LVDS_25	300	_	600	_	50	1.0	_	1.4	_	50	_	_
RSDS_25	100	_	400	-	_	1.1	-	1.4	-	_	_	_
DIFF_HSTL_I_18	_	_	-	_	_	_	-	_	_	_	V _{CCO} - 0.4	0.4
DIFF_HSTL_III_18	-	-	-	-	-	_	-	_	-	-	V _{CCO} - 0.4	0.4
DIFF_SSTL18_I	_	_	_	-	_	-	-	_	-	-	V _{TT} + 0.475	V _{TT} – 0.475
DIFF_SSTL2_I	_	-	-	_	_	-	-	_	_	_	V _{TT} + 0.61	V _{TT} – 0.61

- 1. The numbers in this table are based on the conditions set forth in Table 6, and Table 11.
- 2. Output voltage measurements for all differential standards are made with a termination resistor (R_T) of 100Ω across the N and P pins of the differential signal pair. The exception is for BLVDS, shown in Figure 5 below.
- 3. At any given time, no more than two of the following differential output standards may be assigned to an I/O bank: LVDS_25, RSDS_25, MINI_LVDS_25



Table 16: Propagation Times for the IOB Input Path

			IFD_ DELAY		-4 Speed Grade	
Symbol			VALUE	Device	Max	Units
Propagation	on Times					
T _{IOPLI}	The time it takes for data to travel from the Input pin through the IFF latch to the I output with no input delay programmed	LVCMOS25 ⁽²⁾ , IFD_DELAY_VALUE = 0	0	All	2.25	ns
T _{IOPLID}	The time it takes for data to	LVCMOS25 ⁽²⁾ ,	2	XA3S100E	5.97	ns
	travel from the Input pin through the IFF latch to the I output with	IFD_DELAY_VALUE = default software setting	3	XA3S250E	6.33	ns
	the input delay programmed		2	XA3S500E	6.49	ns
			5	XA3S1200E	8.15	ns
			4	XA3S1600E	7.16	ns

- 1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6 and Table 9.
- 2. This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is true, *add* the appropriate Input adjustment from Table 17.

Table 17: Input Timing Adjustments by IOSTANDARD

Convert Input Time from LVCMOS25 to the Following	Add the Adjustment Below	
Signal Standard (IOSTANDARD)	-4 Speed Grade	Units
Single-Ended Standards		
LVTTL	0.43	ns
LVCMOS33	0.43	ns
LVCMOS25	0	
LVCMOS18	0.98	ns
LVCMOS15	0.63	ns
LVCMOS12	0.27	ns
PCl33_3	0.42	ns
HSTL_I_18	0.12	ns
HSTL_III_18	0.17	ns
SSTL18_I	0.30	ns
SSTL2_I	0.15	ns

Table 17: Input Timing Adjustments by IOSTANDARD

Convert Input Time from LVCMOS25 to the Following	Add the Adjustment Below	
Signal Standard (IOSTANDARD)	-4 Speed Grade	Units
Differential Standards		
LVDS_25	0.49	ns
BLVDS_25	0.39	ns
MINI_LVDS_25	0.49	ns
LVPECL_25	0.27	ns
RSDS_25	0.49	ns
DIFF_HSTL_I_18	0.49	ns
DIFF_HSTL_III_18	0.49	ns
DIFF_SSTL18_I	0.30	ns
DIFF_SSTL2_I	0.32	ns

- The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6, Table 9, and Table 11.
- These adjustments are used to convert input path times originally specified for the LVCMOS25 standard to times that correspond to other signal standards.



Table 18: Output Timing Adjustments for IOB

Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following Signal Standard (IOSTANDARD)		Add the Adjustment Below -4 Speed Grade	Units	
Single-Ended S	Standards			
LVTTL	Slow	2 mA	5.41	ns
		4 mA	2.41	ns
		6 mA	1.90	ns
		8 mA	0.67	ns
		12 mA	0.70	ns
		16 mA	0.43	ns
	Fast	2 mA	5.00	ns
		4 mA	1.96	ns
		6 mA	1.45	ns
		8 mA	0.34	ns
		12 mA	0.30	ns
		16 mA	0.30	ns
LVCMOS33	Slow	2 mA	5.29	ns
		4 mA	1.89	ns
		6 mA	1.04	ns
		8 mA	0.69	ns
		12 mA	0.42	ns
		16 mA	0.43	ns
	Fast	2 mA	4.87	ns
		4 mA	1.52	ns
		6 mA	0.39	ns
		8 mA	0.34	ns
		12 mA	0.30	ns
		16 mA	0.30	ns
LVCMOS25	Slow	2 mA	4.21	ns
		4 mA	2.26	ns
		6 mA	1.52	ns
		8 mA	1.08	ns
		12 mA	0.68	ns
	Fast	2 mA	3.67	ns
		4 mA	1.72	ns
		6 mA	0.46	ns
		8 mA	0.21	ns
		12 mA	0	ns

Table 18: Output Timing Adjustments for IOB (Continued)

LVCMOS25 wi Fast Slew Rat	Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following Signal Standard (IOSTANDARD)		Add the Adjustment Below -4 Speed	
	-		Grade	Units
LVCMOS18	Slow	2 mA	5.24	ns
		4 mA	3.21	ns
		6 mA	2.49	ns
		8 mA	1.90	ns
	Fast	2 mA	4.15	ns
		4 mA	2.13	ns
6 mA		6 mA	1.14	ns
	8 mA		0.75	ns
LVCMOS15	Slow	2 mA	4.68	ns
	4 mA		3.97	ns
		6 mA	3.11	ns
	Fast	2 mA	3.38	ns
	4 r		2.70	ns
		6 mA	1.53	ns
LVCMOS12	Slow	2 mA	6.63	ns
	Fast	2 mA	4.44	ns
HSTL_I_18			0.34	ns
HSTL_III_18			0.55	ns
PCl33_3			0.46	ns
SSTL18_I			0.25	ns
SSTL2_I			-0.20	ns
Differential Sta	ndards			
LVDS_25			-0.55	ns
BLVDS_25			0.04	ns
MINI_LVDS_25		-0.56	ns	
LVPECL_25		Input Only	ns	
RSDS_25		-0.48	ns	
DIFF_HSTL_I_18		0.42	ns	
DIFF_HSTL_III_18			0.55	ns
DIFF_SSTL18_I			0.40	ns
DIFF_SSTL2_I			0.44	ns

- The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6, Table 9, and Table 11.
- These adjustments are used to convert output- and three-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.



Configurable Logic Block Timing

Table 20: CLB (SLICEM) Timing

		-4 Spee	ed Grade	
Symbol	Description	Min	Max	Units
Clock-to-Outp	ut Times			
T _{CKO}	When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output	-	0.60	ns
Setup Times				
T _{AS}	Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB	0.52	-	ns
T _{DICK}	Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB	1.81	-	ns
Hold Times			-	
T _{AH}	Time from the active transition at the CLK input to the point where data is last held at the F or G input	0	-	ns
T _{CKDI}	Time from the active transition at the CLK input to the point where data is last held at the BX or BY input	0	-	ns
Clock Timing				
T _{CH}	The High pulse width of the CLB's CLK signal	0.80	-	ns
T _{CL}	The Low pulse width of the CLK signal	0.80	-	ns
F _{TOG}	Toggle frequency (for export control)	0	572	MHz
Propagation T	imes		1	
T _{ILO}	The time it takes for data to travel from the CLB's F (G) input to the X (Y) output	-	0.76	ns
Set/Reset Puls	se Width		-1	1
T _{RPW_CLB}	The minimum allowable pulse width, High or Low, to the CLB's SR input	1.80	-	ns

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.



Table 21: CLB Distributed RAM Switching Characteristics

		-4		
Symbol	Description	Min	Max	Units
Clock-to-Output	t Times			
T _{SHCKO}	Time from the active edge at the CLK input to data appearing on the distributed RAM output	-	2.35	ns
Setup Times				
T _{DS}	Setup time of data at the BX or BY input before the active transition at the CLK input of the distributed RAM	0.46	-	ns
T _{AS}	Setup time of the F/G address inputs before the active transition at the CLK input of the distributed RAM	0.52	-	ns
T _{WS}	Setup time of the write enable input before the active transition at the CLK input of the distributed RAM	0.40	-	ns
Hold Times			<u> </u>	
T _{DH}	Hold time of the BX, BY data inputs after the active transition at the CLK input of the distributed RAM	0.15	-	ns
T _{AH} , T _{WH}	Hold time of the F/G address inputs or the write enable input after the active transition at the CLK input of the distributed RAM	0	-	ns
Clock Pulse Wid	dth			
T _{WPH} , T _{WPL}	Minimum High or Low pulse width at CLK input	1.01	-	ns

Table 22: CLB Shift Register Switching Characteristics

		-4			
Symbol	Description	Min	Max	Units	
Clock-to-Outpu	Clock-to-Output Times				
T _{REG}	Time from the active edge at the CLK input to data appearing on the shift register output	-	4.16	ns	
Setup Times	Setup Times				
T _{SRLDS}	Setup time of data at the BX or BY input before the active transition at the CLK input of the shift register	0.46	-	ns	
Hold Times		*			
T _{SRLDH}	Hold time of the BX or BY data input after the active transition at the CLK input of the shift register	0.16	-	ns	
Clock Pulse Wi	dth	•			
T _{WPH} , T _{WPL}	Minimum High or Low pulse width at CLK input	1.01	-	ns	



Clock Buffer/Multiplexer Switching Characteristics

Table 23: Clock Distribution Switching Characteristics

		Maximum	
Description	Symbol	-4 Speed Grade	Units
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output delay	T _{GIO}	1.46	ns
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1 inputs. Same as BUFGCE enable CE-input	T _{GSI}	0.63	ns
Frequency of signals distributed on global buffers (all sides)	F _{BUFG}	311	MHz

18 x 18 Embedded Multiplier Timing

Table 24: 18 x 18 Embedded Multiplier Timing

		-4 Spee	d Grade	Units
Symbol	Description	Min	Max	
Combinatoria	al Delay		1	
T _{MULT}	Combinatorial multiplier propagation delay from the A and B inputs to the P outputs, assuming 18-bit inputs and a 36-bit product (AREG, BREG, and PREG registers unused)	-	4.88 ⁽¹⁾	ns
Clock-to-Out	put Times			II.
T _{MSCKP_P}	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using the PREG register ⁽²⁾	-	1.10	ns
T _{MSCKP_A} T _{MSCKP_B}	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using either the AREG or BREG register ⁽³⁾	-	4.97	ns
Setup Times	'		1	
T _{MSDCK_P}	Data setup time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) ⁽²⁾	3.98	-	ns
T _{MSDCK_A}	Data setup time at the A input before the active transition at the CLK when using the AREG input register ⁽³⁾	0.23	-	ns
T _{MSDCK_B}	Data setup time at the B input before the active transition at the CLK when using the BREG input register ⁽³⁾	0.39	-	ns
Hold Times				1
T _{MSCKD_P}	Data hold time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) ⁽²⁾	-0.97		
T _{MSCKD_A}	Data hold time at the A input before the active transition at the CLK when using the AREG input register ⁽³⁾	0.04		
T _{MSCKD_B}	Data hold time at the B input before the active transition at the CLK when using the BREG input register ⁽³⁾	0.05		



Table 24: 18 x 18 Embedded Multiplier Timing (Continued)

		-4 Speed Grade		
Symbol	Description	Min	Max	Units
Clock Frequen	Clock Frequency			
F _{MULT}	Internal operating frequency for a two-stage 18x18 multiplier using the AREG and BREG input registers and the PREG output register ⁽¹⁾	0	240	MHz

- 1. Combinatorial delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.
- 2. The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.
- 3. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.

Block RAM Timing

Table 25: Block RAM Timing

		-4 Spee		
Symbol	Description	Min	Max	Units
Clock-to-Out	put Times			
T _{BCKO}	When reading from block RAM, the delay from the active transition at the CLK input to data appearing at the DOUT output	-	2.82	ns
Setup Times			l	l
T _{BACK}	Setup time for the ADDR inputs before the active transition at the CLK input of the block RAM	0.38	-	ns
T _{BDCK}	Setup time for data at the DIN inputs before the active transition at the CLK input of the block RAM	0.23	-	ns
T _{BECK}	Setup time for the EN input before the active transition at the CLK input of the block RAM	0.77	-	ns
T _{BWCK}	Setup time for the WE input before the active transition at the CLK input of the block RAM	1.26	-	ns
Hold Times				1
T _{BCKA}	Hold time on the ADDR inputs after the active transition at the CLK input	0.14	-	ns
T _{BCKD}	Hold time on the DIN inputs after the active transition at the CLK input	0.13	-	ns
T _{BCKE}	Hold time on the EN input after the active transition at the CLK input	0	-	ns
T _{BCKW}	Hold time on the WE input after the active transition at the CLK input	0	-	ns



Table 27: Switching Characteristics for the DLL (Continued)

			-4 Spe	-4 Speed Grade		
Symbol	Description		Min	Max	Units	
Duty Cycle ⁽⁴⁾						
CLKOUT_DUTY_CYCLE_DLL	Duty cycle variation for the CLK0, CL CLK270, CLK2X, CLK2X180, and CL including the BUFGMUX and clock tr distortion	_KDV outputs,	-	±[1% of CLKIN period + 400]	ps	
Phase Alignment ⁽⁴⁾				1		
CLKIN_CLKFB_PHASE	Phase offset between the CLKIN and	CLKFB inputs	-	±200	ps	
CLKOUT_PHASE_DLL	Phase offset between DLL outputs	CLK0 to CLK2X (not CLK2X180)	-	±[1% of CLKIN period + 100]	ps	
		All others	-	±[1% of CLKIN period + 200]	ps	
Lock Time						
LOCK_DLL ⁽³⁾	When using the DLL alone: The time from deassertion at the DCM's Reset	5 MHz ≤ F _{CLKIN} ≤ 15 MHz	-	5	ms	
	input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase	F _{CLKIN} > 15 MHz	-	600	μs	
Delay Lines		1				
DCM_DELAY_STEP	Finest delay resolution		20	40	ps	

- 1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 26.
- 2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
- 3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
- 4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of "±[1% of CLKIN period + 150]". Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 150 ps] = ±250ps.

Digital Frequency Synthesizer

Table 28: Recommended Operating Conditions for the DFS

			-4 Spee	d Grade	
Symbol	Description	n	Min	Max	Units
Input Frequency Ranges ⁽²⁾					
F _{CLKIN} CLKIN_FREQ_FX	Frequency for the CLKIN input		0.200	333 ⁽⁴⁾	MHz
Input Clock Jitter Tolerance ⁽³⁾	Input Clock Jitter Tolerance ⁽³⁾				
CLKIN_CYC_JITT_FX_LF	Cycle-to-cycle jitter at the CLKIN	F _{CLKFX} ≤ 150 MHz	-	±300	ps
CLKIN_CYC_JITT_FX_HF	input, based on CLKFX output frequency F _{CLKFX} > 150 MHz		-	±150	ps
CLKIN_PER_JITT_FX	Period jitter at the CLKIN input	'	-	±1	ns

- 1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.
- 2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 26.
- 3. CLKIN input iitter beyond these limits may cause the DCM to lose lock.
- 4. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM.



Table 29: Switching Characteristics for the DFS

				-4 Spec	ed Grade	
Symbol	Description	Description		Min	Max	Units
Output Frequency Ranges				<u>'</u>	l .	
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 or	utputs	All	5	311	MHz
Output Clock Jitter(2,3)	1	-				1
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180		All	Тур	Max	
	outputs	CLKIN <20 MHz		See	Note 4	ps
		CLKIN > 20 MHz		±[1% of CLKFX period + 100]	±[1% of CLKFX period + 200]	ps
Duty Cycle ^(5,6)						
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLKFX180 outputs, including the BUFGMUX and clock tree duty-cycle distortion		All	-	±[1% of CLKFX period + 400]	ps
Phase Alignment ⁽⁶⁾					I.	<u>I</u>
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used		All	-	±200	ps
CLKOUT_PHASE_FX180	Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used		All	-	±[1% of CLKFX period + 300]	ps
Lock Time		1				
LOCK_FX ⁽²⁾	The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. If using both the DLL and the DFS, use the longer locking time.	5 MHz ≤ F _{CLKIN} ≤ 15 MHz	All	-	5	ms
		F _{CLKIN} > 15 MHz		-	450	μѕ

- The numbers in this table are based on the operating conditions set forth in Table 6 and Table 28.
- For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute. 2.
- Maximum output jitter is characterized within a reasonable noise environment (150 ps input period jitter, 40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application.

 Use the Spartan-3A Jitter Calculator (www.xilinx.com/support/documentation/data_sheets/s3a_jitter_calc.zip) to estimate DFS output jitter. Use the
- Clocking Wizard to determine jitter for a specific design.
 The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.
- Some duty-cycle and alignment specifications include 1% of the CLKFX output period or 0.01 UI. **Example:** The data sheet specifies a maximum jitter of " \pm [1% of CLKFX period + 300]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 300 ps] = \pm 400 ps.

Phase Shifter

Table 30: Recommended Operating Conditions for the PS in Variable Phase Mode

		-4 Speed Grade				
Symbol	Description	Min Max		Units		
Operating Frequence	Operating Frequency Ranges					
PSCLK_FREQ (F _{PSCLK})	Frequency for the PSCLK input 1 167		MHz			
Input Pulse Requirements						
PSCLK_PULSE	PSCLK pulse width as a percentage of the PSCLK period	40%	60%	-		



Table 31: Switching Characteristics for the PS in Variable Phase Mode

Symbol	Description			Units
Phase Shifting Range				
MAX_STEPS ⁽²⁾	Maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN	CLKIN < 60 MHz	±[INTEGER(10 • (T _{CLKIN} − 3 ns))]	steps
	clock period in ns. If using CLKIN_DIVIDE_BY_2 = TRUE, double the clock effective clock period.	CLKIN <u>></u> 60 MHz	±[INTEGER(15 • (T _{CLKIN} − 3 ns))]	steps
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting	±[MAX_STEPS ● DCM_DELAY_STEP_MIN]		ns
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	±[MAX_STEPS ● DCM_DELAY_STEP_MAX]		ns

- 1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 30.
- 2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, i.e., the PHASE_SHIFT attribute is set to 0.
- 3. The DCM_DELAY_STEP values are provided at the bottom of Table 27.

Miscellaneous DCM Timing

Table 32: Miscellaneous DCM Timing

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN ⁽¹⁾	Minimum duration of a RST pulse width	3	-	CLKIN cycles
DCM_RST_PW_MAX ⁽²⁾	Maximum duration of a RST pulse width	N/A	N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME ⁽³⁾	Maximum duration from V _{CCINT} applied to FPGA	N/A	N/A	minutes
	configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL	N/A	N/A	minutes

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.
- 2. This specification is equivalent to the Virtex-4 DCM_RESET specification. This specification does not apply for Spartan-3E FPGAs.
- 3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3E FPGAs.



Serial Peripheral Interface Configuration Timing

Table 40: Timing for SPI Configuration Mode

Symbol	Description	Minimum	Maximum	Units
T _{CCLK1}	Initial CCLK clock period	(see Table 34)		
T _{CCLK} n	CCLK clock period after FPGA loads ConfigRate setting	(see Table 34)		
T _{MINIT}	Setup time on VS[2:0] and M[2:0] mode pins before the rising edge of INIT_B	50	-	ns
T _{INITM}	Hold time on VS[2:0] and M[2:0]mode pins after the rising edge of INIT_B			ns
T _{CCO}	MOSI output valid after CCLK edge	See Table 38		
T _{DCC}	Setup time on DIN data input before CCLK edge	See Table 38		
T _{CCD}	Hold time on DIN data input after CCLK edge	See Table 38		

Table 41: Configuration Timing Requirements for Attached SPI Serial Flash

Symbol	Description	Requirement	Units
T _{CCS}	SPI serial Flash PROM chip-select time	T _{CCS} ≤ T _{MCCL1} - T _{CCO}	ns
T _{DSU}	SPI serial Flash PROM data input setup time	$T_{DSU} \le T_{MCCL1} - T_{CCO}$	ns
T _{DH}	SPI serial Flash PROM data input hold time	T _{DH} ≤T _{MCCH1}	ns
T _V	SPI serial Flash PROM data clock-to-output time	$T_V \le T_{MCCLn} - T_{DCC}$	ns
f _C or f _R	Maximum SPI serial Flash PROM clock frequency (also depends on specific read command used)	$f_C \ge \frac{1}{T_{CCLKn(min)}}$	MHz

^{1.} These requirements are for successful FPGA configuration in SPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.

^{2.} Subtract additional printed circuit board routing delay as required by the application.



Byte Peripheral Interface Configuration Timing

Table 42: Timing for BPI Configuration Mode

Symbol	Description	Minimum	Maximum	Units	
T _{CCLK1}	Initial CCLK clock period			ee Table 34)	
T _{CCLKn}	CCLK clock period after FPGA loads ConfigRate setting			ee Table 34)	
T _{MINIT}	Setup time on CSI_B, RDWR_B, and M[2:0] mode pir edge of INIT_B	50	-	ns	
T _{INITM}	Hold time on CSI_B, RDWR_B, and M[2:0] mode pine edge of INIT_B	0	-	ns	
T _{INITADDR}	Minimum period of initial A[23:0] address cycle; LDC[2:0] and HDC are asserted and valid M[2:0]=<0:1:0>)			5	T _{CCLK1} cycles
		2	2		
T _{CCO}	Address A[23:0] outputs valid after CCLK falling edge	S	ee Table 38		
T _{DCC}	Setup time on D[7:0] data inputs before CCLK rising	S	ee Table 38		
T _{CCD}	Hold time on D[7:0] data inputs after CCLK rising edg	je	S	ee Table 38	

Table 43: Configuration Timing Requirements for Attached Parallel NOR Flash

Symbol	Description	Requirement	Units
T _{CE} (t _{ELQV})	Parallel NOR Flash PROM chip-select time	T _{CE} ≤ T _{INITADDR}	ns
T _{OE} (t _{GLQV})	Parallel NOR Flash PROM output-enable time	T _{OE} ≤ T _{INITADDR}	ns
T _{ACC} (t _{AVQV})	Parallel NOR Flash PROM read access time	$T_{ACC} \le 0.5T_{CCLKn(min)} - T_{CCO} - T_{DCC} - PCB$	ns
T _{BYTE} (t _{FLQV,} t _{FHQV})	For x8/x16 PROMs only: BYTE# to output valid time ⁽³⁾	T _{BYTE} ≤ T _{INITADDR}	ns

- 1. These requirements are for successful FPGA configuration in BPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.
- 2. Subtract additional printed circuit board routing delay as required by the application.
- 3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's HSWAP pin is High or Low.



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
08/31/07	1.0	Initial Xilinx release.
01/20/09	1.1	 Updated "Key Feature Differences from Commercial XC Devices." Updated T_{ACC} requirement in Table 43. Updated description of T_{DCC} and T_{CCD} in Table 42. Removed Table 45: MultiBoot Trigger Timing.
09/09/09	2.0	 Added package sizes to Table 2, page 4. Removed Genealogy Viewer Link from "Package Marking," page 5. Updated data and notes for Table 6, page 8. Updated test conditions for R_{PU} and maximum value for C_{IN} in Table 7, page 8. Updated notes for Table 8, page 9. Updated Max V_{CCO} for LVTTL and LVCMOS33, removed PCIX data, updated V_{IL} Max for LVCMOS18, LVCMOS15, and LVCMOS12, updated V_{IH} Min for LVCMOS12, and added note 6 in Table 9, page 11. Removed PCIX data, revised note 2, and added note 4 in Table 10, page 12. Updated figure description of Figure 5, page 14. Added note 4 to Table 13, page 14. Removed PC166_3 and PCIX adjustment values from Table 17, page 17. Deleted Table 18 (duplicate of Table 17, page 17). Subsequent tables renumbered. Removed PCIX data Table 18, page 18. Removed PCIX data Table 18, page 18. Removed PCIX data and removed V_{REF} values for DIFF_HSTL_I_18, DIFF_HSTL_III_18, DIFF_SSTL18_I, and DIFF_SSTL2_I from Table 19, page 19. Updated T_{DICK} minimum setup time in Table 20, page 20. Updated notes, references to notes, and revised the maximum clock-to-output times for T_{MSCKP_P} Table 24, page 22. Added "Spread Spectrum," page 24. Updated note 3 in Table 26, page 25. Added note 4 Table 28, page 26. Updated notes, references to notes, and CLKOUT_PER_JITT_FX data in Table 29, page 27. Updated MAX_STEPS data in Table 31, page 28. Updated ConfigRate Setting for T_{CCLK1} to indicate 1 is the default value in Table 34, page 30. Updated ConfigRate Setting for F_{CCLK1} to indicate 1 is the default value in Table 35, page 30.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.



Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.