

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| 5 |
|---|
| |

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 3688 |
| Number of Logic Elements/Cells | 33192 |
| Total RAM Bits | 663552 |
| Number of I/O | 376 |
| Number of Gates | 1600000 |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 125°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xa3s1600e-4fgg484q |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the $T_J = -40^{\circ}$ C to +125°C temperature range (Q-Grade)
- XA Spartan-3E devices are available in the -4 speed grade only.
- PCI-66 is not supported in the XA Spartan-3E FPGA product line.
- The readback feature is not supported in the XA

Table 1: Summary of XA Spartan-3E FPGA Attributes

Spartan-3E FPGA product line.

- XA Spartan-3E devices are available in Step 1 only.
- JTAG configuration frequency reduced from 30 MHz to 25 MHz.
- Platform Flash is not supported within the XA family.
- XA Spartan-3E devices are available in Pb-free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3E device must be power cycled prior to reconfiguration.

| | | Equivalent | (| CLB One CLB = | Array Four Slic | ces) | | Block | | | | Maximum |
|-----------|-----------------|----------------|------|------------------|--------------------|-----------------|--|----------------------------|--------------------------|------|---------------------|---------------------------|
| Device | System Gates | Logic Cells | Rows | Columns | Total CLBs | Total Slices | Distributed RAM bits ⁽¹⁾ | RAM bits ⁽¹⁾ | Dedicated Multipliers | DCMs | Maximum User I/O | Differential I/O Pairs |
| XA3S100E | 100K | 2,160 | 22 | 16 | 240 | 960 | 15K | 72K | 4 | 2 | 108 | 40 |
| XA3S250E | 250K | 5,508 | 34 | 26 | 612 | 2,448 | 38K | 216K | 12 | 4 | 172 | 68 |
| XA3S500E | 500K | 10,476 | 46 | 34 | 1,164 | 4,656 | 73K | 360K | 20 | 4 | 190 | 77 |
| XA3S1200E | 1200K | 19,512 | 60 | 46 | 2,168 | 8,672 | 136K | 504K | 28 | 8 | 304 | 124 |
| XA3S1600E | 1600K | 33,192 | 76 | 58 | 3,688 | 14,752 | 231K | 648K | 36 | 8 | 376 | 156 |

Notes:

1. By convention, one Kb is equivalent to 1,024 bits.

Architectural Overview

The XA Spartan-3E family architecture consists of five fundamental programmable functional elements:

- Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data-Rate (DDR) registers are included.
- **Block RAM** provides data storage in the form of 18-Kbit dual-port blocks.
- **Multiplier Blocks** accept two 18-bit binary numbers as inputs and calculate the product.

 Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A ring of IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XA3S100E, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S100E has only one DCM at the top and bottom, while the XA3S1200E and XA3S1600E add two DCMs in the middle of the left and right sides.

The XA Spartan-3E family features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

XA Spartan-3E FPGAs support the following differential standards:

- LVDS
- Bus LVDS
- mini-LVDS
- RSDS

Table 2: Available User I/Os and Differential (Diff) I/O Pairs

| Package | VQC | G100 | CPG | G132 | TQC | 6144 | PQC | 208 | FTG | 256 | FGG400 | | FGG | i484 | |
|-----------|------------------|------------------|-------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|------------------|--------------------|--------------------|--------------------|--------------------|----|
| Size (mm) | 16 x 16 | | 8 | 8 x 8 | | 22 x 22 28 x | | 22 x 22 | | k 28 | 3 17 x 17 21 x 21 | | 21 x 21 | | 23 |
| Device | User | Diff | User | Diff | User | Diff | User | Diff | User | Diff | User | Diff | User | Diff | |
| XA3S100E | 66 (7) | 30 (2) | 83 (11) | 35 (2) | 108 (28) | 40 (4) | - | - | - | - | - | - | - | - | |
| XA3S250E | 66 (7) | 30 (2) | 92 (7) | 41 (2) | 108 (28) | 40 (4) | 158 (32) | 65 (5) | 172 (40) | 68 (8) | - | - | - | - | |
| XA3S500E | - | - | 92 (7) | 41 (2) | - | - | 158 (32) | 65 (5) | 190 (41) | 77 (8) | - | - | - | - | |
| XA3S1200E | - | - | - | - | - | - | - | - | 190 (40) | 77 (8) | 304 (72) | 124 (20) | - | - | |
| XA3S1600E | - | - | - | - | - | - | - | - | - | - | 304 (72) | 124 (20) | 376 (82) | 156 (21) | |

•

٠

•

Differential HSTL (1.8V, Types I and III)

2.5V LVPECL inputs

Differential SSTL (2.5V and 1.8V, Type I)

Notes:

1. All XA Spartan-3E devices provided in the same package are pin-compatible as further described in Module 4: Pinout Descriptions of DS312.

2. The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (*italics*) indicates the number of input-only pins.




Ordering Information

XA Spartan-3E FPGAs are available in Pb-free packaging options for all device/package combinations. All devices are in Pb-free packages only, with a "G" character to the ordering code. All devices are available in either I-Grade or

Q-Grade temperature ranges. Only the -4 speed grade is available for the XA Spartan-3E family. See Table 2 for valid device/package combinations.

Pb-Free Packaging



| Device | | Speed Grade | | Package Type / Number of Pins | | Temperature Range (T _J) |
|-----------|----|-------------|--------|--|---|-------------------------------------|
| XA3S100E | -4 | Only | VQG100 | 100-pin Very Thin Quad Flat Pack (VQFP) | I | I-Grade (-40°C to 100°C) |
| XA3S250E | | l | CPG132 | 132-ball Chip-Scale Package (CSP) | Q | Q-Grade (-40°C to 125°C) |
| XA3S500E | | | TQG144 | 144-pin Thin Quad Flat Pack (TQFP) | 1 | |
| XA3S1200E | | | PQG208 | 208-pin Plastic Quad Flat Pack (PQFP) | | |
| XA3S1600E | | | FTG256 | 256-ball Fine-Pitch Thin Ball Grid Array (FTBGA) | | |
| | | | FGG400 | 400-ball Fine-Pitch Ball Grid Array (FBGA) | | |
| | | | FGG484 | 484-ball Fine-Pitch Ball Grid Array (FBGA) | | |

Power Supply Specifications

Table 3: Supply Voltage Thresholds for Power-On Reset

| Symbol | Description | Min | Max | Units |
|---------------------|--|-----|-----|-------|
| V _{CCINTT} | Threshold for the V _{CCINT} supply | 0.4 | 1.0 | V |
| V _{CCAUXT} | Threshold for the V _{CCAUX} supply | 0.8 | 2.0 | V |
| V _{CCO2T} | Threshold for the V _{CCO} Bank 2 supply | 0.4 | 1.0 | V |

Notes:

1. V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source.

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 4: Supply Voltage Ramp Rate

| Symbol | Description | Min | Max | Units |
|---------------------|---|-----|-----|-------|
| V _{CCINTR} | Ramp rate from GND to valid $V_{\mbox{CCINT}}$ supply level | 0.2 | 50 | ms |
| V _{CCAUXR} | Ramp rate from GND to valid $V_{\mbox{CCAUX}}$ supply level | 0.2 | 50 | ms |
| V _{CCO2R} | Ramp rate from GND to valid $\mathrm{V}_{\mathrm{CCO}}$ Bank 2 supply level | 0.2 | 50 | ms |

Notes:

1. V_{CCINT}, V_{CCAUX}, and V_{CCO} supplies to the FPGA can be applied in any order. However, the FPGA's configuration source (SPI Flash, parallel NOR Flash, microcontroller) might have specific requirements. Check the data sheet for the attached configuration source.

2. To ensure successful power-on, V_{CCINT}, V_{CCO} Bank 2, and V_{CCAUX} supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 5: Supply Voltage Levels Necessary for Preserving RAM Contents

| Symbol | Description | Min | Units |
|--------------------|--|-----|-------|
| V _{DRINT} | V _{CCINT} level required to retain RAM data | 1.0 | V |
| V _{DRAUX} | V _{CCAUX} level required to retain RAM data | 2.0 | V |

Notes:

1. RAM contents include configuration data.

DC Specifications

Table 6: General Recommended Operating Conditions

| Symbol | Descriptio | Min | Nominal | Max | Units | |
|--------------------------------------|--|--|---------|-------|------------------------|-------|
| TJ | Junction temperature | I-Grade | -40 | 25 | 100 | °C |
| | | Q-Grade | -40 | 25 | 125 | °C |
| V _{CCINT} | Internal supply voltage | | 1.140 | 1.200 | 1.260 | V |
| V _{CCO} ⁽¹⁾ | Output driver supply voltage | 1.100 | - | 3.465 | V | |
| V _{CCAUX} | Auxiliary supply voltage | 2.375 | 2.500 | 2.625 | V | |
| $\Delta V_{CCAUX}^{(2)}$ | Voltage variance on V_{CCAUX} whe | en using a DCM | - | - | 10 | mV/ms |
| V _{IN} ^(3,4,5,6) | Input voltage extremes to avoid turning on I/O protection diodes | I/O, Input-only, and Dual-Purpose pins ⁽³⁾ | -0.5 | - | V _{CCO} + 0.5 | V |
| | | Dedicated pins ⁽⁴⁾ | -0.5 | - | $V_{CCAUX} + 0.5$ | V |
| T _{IN} | Input signal transition time ⁽⁷⁾ | 1 | _ | - | 500 | ns |

Notes:

- 1. This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. Table 9 lists the recommended V_{CCO} range specific to each of the single-ended I/O standards, and Table 11 lists that specific to the differential standards.
- 2. Only during DCM operation is it recommended that the rate of change of V_{CCAUX} not exceed 10 mV/ms.
- Each of the User I/O and Dual-Purpose pins is associated with one of the four banks' V_{CCO} rails. Meeting the V_{IN} limit ensures that the internal diode junctions that exist between these pins and their associated V_{CCO} and GND rails do not turn on. See Absolute Maximum Ratings in <u>DS312</u>).
- 4. All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) draw power from the V_{CCAUX} rail (2.5V). Meeting the V_{IN} max limit ensures that the internal diode junctions that exist between each of these pins and the V_{CCAUX} and GND rails do not turn on.
- 5. Input voltages outside the recommended range is permissible provided that the I_{IK} input clamp diode rating is met and no more than 100 pins exceed the range simultaneously. See Absolute Maximum Ratings in <u>DS312</u>).
- 6. See XAPP459, "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins."
- 7. Measured between 10% and 90% V_{CCO} . Follow Signal Integrity recommendations.

General DC Characteristics for I/O Pins

Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins

| Symbol | Description | Test Conditions | Min | Тур | Max | Units |
|---------------------------------|--|--|-------|-----|-------|-------|
| ΙL | Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins | Driver is in a high-impedance state, $V_{IN} = 0V$ or V_{CCO} max, sample-tested | -10 | _ | +10 | μA |
| I _{RPU} ⁽²⁾ | Current through pull-up resistor at | $V_{IN} = 0V, V_{CCO} = 3.3V$ | -0.36 | _ | -1.24 | mA |
| | User I/O, Dual-Purpose, Input-only, and Dedicated pins | $V_{IN} = 0V, V_{CCO} = 2.5V$ | -0.22 | - | -0.80 | mA |
| | | $V_{IN} = 0V, V_{CCO} = 1.8V$ | -0.10 | _ | -0.42 | mA |
| | | $V_{IN} = 0V, V_{CCO} = 1.5V$ | -0.06 | - | -0.27 | mA |
| | | $V_{IN} = 0V, V_{CCO} = 1.2V$ | -0.04 | _ | -0.22 | mA |
| R _{PU} ⁽²⁾ | Equivalent pull-up resistor value at | $V_{IN} = 0V, V_{CCO} = 3.0V \text{ to } 3.465V$ | 2.4 | - | 10.8 | kΩ |
| | User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{BPU} | $V_{IN} = 0V, V_{CCO} = 2.3V \text{ to } 2.7V$ | 2.7 | - | 11.8 | kΩ |
| | per Note 2) | $V_{IN} = 0V, V_{CCO} = 1.7V \text{ to } 1.9V$ | 4.3 | _ | 20.2 | kΩ |
| | | $V_{IN} = 0V, V_{CCO} = 1.4V \text{ to } 1.6V$ | 5.0 | - | 25.9 | kΩ |
| | | $V_{IN} = 0V, V_{CCO} = 1.14V$ to 1.26V | 5.5 | - | 32.0 | kΩ |

| Symbol | Description | Test Conditions | Min | Тур | Max | Units |
|---------------------------------|---|---|------|-----|------|-------|
| I _{RPD} ⁽²⁾ | Current through pull-down resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins | $V_{IN} = V_{CCO}$ | 0.10 | _ | 0.75 | mA |
| $R_{PD}^{(2)}$ | Equivalent pull-down resistor value at | $V_{IN} = V_{CCO} = 3.0V$ to 3.45V | 4.0 | - | 34.5 | kΩ |
| | User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{RPD} per Note 2) | $V_{IN} = V_{CCO} = 2.3V$ to 2.7V | 3.0 | _ | 27.0 | kΩ |
| | | $V_{IN} = V_{CCO} = 1.7V$ to 1.9V | 2.3 | _ | 19.0 | kΩ |
| | | $V_{IN} = V_{CCO} = 1.4V$ to 1.6V | 1.8 | _ | 16.0 | kΩ |
| | | $V_{IN} = V_{CCO} = 1.14V$ to 1.26V | 1.5 | - | 12.6 | kΩ |
| I _{REF} | V _{REF} current per pin | All V _{CCO} levels | -10 | _ | +10 | μA |
| C _{IN} | Input capacitance | - | - | _ | 10 | pF |
| R _{DT} | Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs. | $V_{OCM} Min \le V_{ICM} \le V_{OCM} Max$ $V_{OD} Min \le V_{ID} \le V_{OD} Max$ $V_{CCO} = 2.5V$ | _ | 120 | _ | Ω |

Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins (Continued)

Notes:

1. The numbers in this table are based on the conditions set forth in Table 6.

2. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO} / I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN} / I_{RPD}$.

| Symbol | Description | Device | I-Grade Maximum | Q-Grade Maximum | Units |
|---------------------|------------------------------|-----------|-----------------|--------------------|-------|
| I _{CCINTQ} | Quiescent V _{CCINT} | XA3S100E | 36 | 58 | mA |
| | supply current | XA3S250E | 104 | 158 | mA |
| | | XA3S500E | 145 | 300 | mA |
| | | XA3S1200E | 324 | 500 | mA |
| | | XA3S1600E | 457 | 750 | mA |
| I _{CCOQ} | Quiescent V _{CCO} | XA3S100E | 1.5 | 2.0 | mA |
| | supply current | XA3S250E | 1.5 | 3.0 | mA |
| | | XA3S500E | 1.5 | 3.0 | mA |
| | | XA3S1200E | 2.5 | 4.0 | mA |
| | | XA3S1600E | 2.5 | 4.0 | mA |




Figure 5: External Termination Resistors for BLVDS Transmitter and BLVDS Receiver

Switching Characteristics

I/O Timing

Table 13: Pin-to-Pin Clock-to-Output Times for the IOB Output Path

| | | | | -4 Speed Grade | Units |
|-----------------------|--|--|-----------|-------------------|-------|
| Symbol | Description | Conditions | Device | Max | |
| Clock-to-Outpu | ut Times | | | | |
| T _{ICKOFDCM} | When reading from the Output Flip-Flop (OFF), the time from the active transition on the Global Clock pin to data appearing at the Output pin. The DCM is used. | LVCMOS25 ⁽²⁾ , 12mA | XA3S100E | 2.79 | ns |
| | | output drive, Fast slew rate, with $DCM^{(3)}$ | XA3S250E | 3.45 | ns |
| | | | XA3S500E | 3.46 | ns |
| | | | XA3S1200E | 3.46 | ns |
| | | | XA3S1600E | 3.45 | ns |
| T _{ICKOF} | When reading from OFF, the time from the active transition on the Global Clock pin to data | LVCMOS25 ⁽²⁾ , 12mA output drive, Fast slew rate, without DCM | XA3S100E | 5.92 | ns |
| | | | XA3S250E | 5.43 | ns |
| | appearing at the Output pin. The | | XA3S500E | 5.51 | ns |
| | DCM is not used. | | XA3S1200E | 5.94 | ns |
| | | | XA3S1600E | 6.05 | ns |

Notes:

1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6 and Table 9.

 This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, *add* the appropriate Input adjustment from Table 17. If the latter is true, *add* the appropriate Output adjustment from Table 18.

3. DCM output jitter is included in all measurements.

4. For minimums, use the values reported by the Xilinx timing analyzer.

XILINX[®]

| | | | IFD_ DELAY_ | | -4 Speed Grade | |
|--|---|--|----------------|-----------|-------------------|-------|
| Symbol | Description | Conditions | VALUE= | Device | Min | Units |
| Setup Time | s | | <u>.</u> | | | |
| T _{PSDCM} | When writing to the Input Flip-Flop (IFF), the time from the setup of data at the Input pin to the active transition at a Global Clock pin. The DCM is used. No Input Delay is programmed. | LVCMOS25 ⁽²⁾ , | 0 | XA3S100E | 2.98 | ns |
| | | IFD_DELAY_VALUE = 0, with $DCM^{(4)}$ | | XA3S250E | 2.59 | ns |
| | | | | XA3S500E | 2.59 | ns |
| | | | | XA3S1200E | 2.58 | ns |
| | | | | XA3S1600E | 2.59 | ns |
| T _{PSFD} When writing to IFF, the time from the setup of data at the Input pin to an active transition at the Global Clock pin. The DCM is not used. The Input Delay is programmed. | LVCMOS25 ⁽²⁾ , | 2 | XA3S100E | 3.58 | ns | |
| | | IFD_DELAY_VALUE = default software setting | 3 | XA3S250E | 3.91 | ns |
| | | | 2 | XA3S500E | 4.02 | ns |
| | The Input Delay is programmed. | | 5 | XA3S1200E | 5.52 | ns |
| | | | 4 | XA3S1600E | 4.46 | ns |
| Hold Times | | | | | | |
| T _{PHDCM} | When writing to IFF, the time from | LVCMOS25 ⁽³⁾ , IFD_DELAY_VALUE = 0, with DCM ⁽⁴⁾ | 0 | XA3S100E | -0.52 | ns |
| | the active transition at the Global Clock pin to the point when data | | | XA3S250E | 0.14 | ns |
| | must be held at the Input pin. The | | | XA3S500E | 0.14 | ns |
| | DCM is used. No Input Delay is | | | XA3S1200E | 0.15 | ns |
| | programmed. | | | XA3S1600E | 0.14 | ns |
| T _{PHFD} | When writing to IFF, the time from | LVCMOS25 ⁽³⁾ , | 2 | XA3S100E | -0.24 | ns |
| | the active transition at the Global Clock pin to the point when data | IFD_DELAY_VALUE = default software setting | 3 | XA3S250E | -0.32 | ns |
| | must be held at the Input pin. The | ueiauli suliwale selling | 2 | XA3S500E | -0.49 | ns |
| | DCM is not used. The Input Delay | | 5 | XA3S1200E | -0.63 | ns |
| | is programmed. | | 4 | XA3S1600E | -0.39 | ns |

Table 14: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

Notes:

1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6 and Table 9.

2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 17. If this is true of the data Input, add the appropriate Input adjustment from the same table.

3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 17. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.

4. DCM output jitter is included in all measurements.



| Convert C LVCMOS25 w Fast Slew Ra Signal Stand | ate to the F | Drive and ollowing | Add the Adjustment Below -4 Speed Grade | Units | | | | |
|---|--------------|-----------------------|---|-------|--|--|--|--|
| Single-Ended Standards | | | | | | | | |
| | Slow | 2 mA | 5.41 | ns | | | | |
| | | 4 mA | 2.41 | ns | | | | |
| | | 6 mA | 1.90 | ns | | | | |
| | | 8 mA | 0.67 | ns | | | | |
| | | 12 mA | 0.70 | ns | | | | |
| | | 16 mA | 0.43 | ns | | | | |
| | Fast | 2 mA | 5.00 | ns | | | | |
| | | 4 mA | 1.96 | ns | | | | |
| | | 6 mA | 1.45 | ns | | | | |
| | | 8 mA | 0.34 | ns | | | | |
| | | 12 mA | 0.30 | ns | | | | |
| | | 16 mA | 0.30 | ns | | | | |
| LVCMOS33 | Slow | 2 mA | 5.29 | ns | | | | |
| | | 4 mA | 1.89 | ns | | | | |
| | | 6 mA | 1.04 | ns | | | | |
| | | 8 mA | 0.69 | ns | | | | |
| | | 12 mA | 0.42 | ns | | | | |
| | | 16 mA | 0.43 | ns | | | | |
| | Fast | 2 mA | 4.87 | ns | | | | |
| | | 4 mA | 1.52 | ns | | | | |
| | | 6 mA | 0.39 | ns | | | | |
| | | 8 mA | 0.34 | ns | | | | |
| | | 12 mA | 0.30 | ns | | | | |
| | | 16 mA | 0.30 | ns | | | | |
| LVCMOS25 | Slow | 2 mA | 4.21 | ns | | | | |
| | | 4 mA | 2.26 | ns | | | | |
| | | 6 mA | 1.52 | ns | | | | |
| | | 8 mA | 1.08 | ns | | | | |
| | | 12 mA | 0.68 | ns | | | | |
| | Fast | 2 mA | 3.67 | ns | | | | |
| | | 4 mA | 1.72 | ns | | | | |
| | | 6 mA | 0.46 | ns | | | | |
| | | 8 mA | 0.21 | ns | | | | |
| | | 12 mA | 0 | ns | | | | |

Table 18: Output Timing Adjustments for IOB

Table 18: Output Timing Adjustments for IOB (Continued)

| Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following | | | Add the Adjustment Below -4 Speed | - |
|---|--------|------|--|-------|
| Signal Standard (IOSTANDARD) LVCMOS18 Slow 2 mA | | | Grade | Units |
| LVCMOS18 | Slow | | 5.24 | ns |
| | | 4 mA | 3.21 | ns |
| | | 6 mA | 2.49 | ns |
| | | 8 mA | 1.90 | ns |
| | Fast | 2 mA | 4.15 | ns |
| | | 4 mA | 2.13 | ns |
| | | 6 mA | 1.14 | ns |
| | | 8 mA | 0.75 | ns |
| LVCMOS15 | Slow | 2 mA | 4.68 | ns |
| 4 mA | | | 3.97 | ns |
| | | 6 mA | 3.11 | ns |
| | Fast | 2 mA | 3.38 | ns |
| | | 4 mA | 2.70 | ns |
| | | 6 mA | 1.53 | ns |
| LVCMOS12 | Slow | 2 mA | 6.63 | ns |
| | Fast | 2 mA | 4.44 | ns |
| HSTL_I_18 | | | 0.34 | ns |
| HSTL_III_18 | | | 0.55 | ns |
| PCI33_3 | | | 0.46 | ns |
| SSTL18_I | | | 0.25 | ns |
| SSTL2_I | | | -0.20 | ns |
| Differential Sta | ndards | | ! | |
| LVDS_25 | | | -0.55 | ns |
| BLVDS_25 | | | 0.04 | ns |
| MINI_LVDS_25 | | | -0.56 | ns |
| LVPECL_25 | | | Input Only | ns |
| RSDS_25 | | | -0.48 | ns |
| DIFF_HSTL_I_1 | 8 | | 0.42 | ns |
| DIFF_HSTL_III_ | 18 | | 0.55 | ns |
| DIFF_SSTL18_I | | | 0.40 | ns |
| DIFF_SSTL2_I | | | 0.44 | ns |

Notes:

1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6, Table 9, and Table 11.

 These adjustments are used to convert output- and three-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.

Table 21: CLB Distributed RAM Switching Characteristics

| | | | -4 | |
|-------------------------------------|---|---------------------|----------|-------|
| Symbol | Description | Description Min Max | | Units |
| Clock-to-Outpu | It Times | | | |
| Т _{SHCKO} | Time from the active edge at the CLK input to data appearing on the distributed RAM output | - | 2.35 | ns |
| Setup Times | | 1 | <u> </u> | 1 |
| T _{DS} | Setup time of data at the BX or BY input before the active transition at the CLK input of the distributed RAM | 0.46 | - | ns |
| T _{AS} | Setup time of the F/G address inputs before the active transition at the CLK input of the distributed RAM | | - | ns |
| T _{WS} | Setup time of the write enable input before the active transition at the CLK input of the distributed RAM | 0.40 | - | ns |
| Hold Times | | 1 | | 1 |
| T _{DH} | Hold time of the BX, BY data inputs after the active transition at the CLK input of the distributed RAM | 0.15 | - | ns |
| T_{AH},T_{WH} | Hold time of the F/G address inputs or the write enable input after the active transition at the CLK input of the distributed RAM | 0 | - | ns |
| Clock Pulse Wi | dth | 1 | 1 | 1 |
| T _{WPH} , T _{WPL} | Minimum High or Low pulse width at CLK input | 1.01 | - | ns |

Table 22: CLB Shift Register Switching Characteristics

| Symbol | Description | Min Max | | Units |
|--------------------|--|---------|----------|-------|
| Clock-to-Outpu | ut Times | | | |
| T _{REG} | Time from the active edge at the CLK input to data appearing on the shift register output | - | 4.16 | ns |
| Setup Times | | 1 | | 1 |
| T _{SRLDS} | Setup time of data at the BX or BY input before the active transition at the CLK input of the shift register | 0.46 | - | ns |
| Hold Times | | + | <u> </u> | 1 |
| T _{SRLDH} | Hold time of the BX or BY data input after the active transition at the CLK input of the shift register | 0.16 | - | ns |
| Clock Pulse W | idth | -1 | 1 | 1 |
| T_{WPH},T_{WPL} | Minimum High or Low pulse width at CLK input | 1.01 | - | ns |

Delay-Locked Loop

Table 26: Recommended Operating Conditions for the DLL

| | | | | -4 Speed Grade | | |
|--------------------|--------------------------|---|------------------------------|----------------|--------------------|-------|
| | Symbol | Des | Description | | Max | Units |
| Input Fr | equency Ranges | | | | | |
| F _{CLKIN} | CLKIN_FREQ_DLL | Frequency of the CLKIN clock in | nput | 5(2) | 240 ⁽³⁾ | MHz |
| Input Pu | ulse Requirements | | | | • | |
| CLKIN_PULSE | | CLKIN pulse width as a | F _{CLKIN} ≤ 150 MHz | 40% | 60% | - |
| | | percentage of the CLKIN period | F _{CLKIN} > 150 MHz | 45% | 55% | - |
| Input Cl | ock Jitter Tolerance and | d Delay Path Variation ⁽⁴⁾ | | | | |
| CLKIN_0 | CYC_JITT_DLL_LF | Cycle-to-cycle jitter at the | F _{CLKIN} ≤ 150 MHz | - | ±300 | ps |
| CLKIN_0 | CYC_JITT_DLL_HF | CLKIN input | F _{CLKIN} > 150 MHz | - | ±150 | ps |
| CLKIN_I | PER_JITT_DLL | Period jitter at the CLKIN input | | - | ±1 | ns |
| CLKFB_ | DELAY_VAR_EXT | Allowable variation of off-chip feedback delay from the DCM output to the CLKFB input | | - | ±1 | ns |

Notes:

1. DLL specifications apply when any of the DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.

2. The DFS, when operating independently of the DLL, supports lower FCLKIN frequencies. See Table 28.

3. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM. The CLK2X output reproduces the clock frequency provided on the CLKIN input.

4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.

Table 27: Switching Characteristics for the DLL

| | | -4 Spe | ed Grade | Units | |
|--|--|--------|-----------------------------------|-------|--|
| Symbol | Description | Min | Max | | |
| Output Frequency Ranges | | | | | |
| CLKOUT_FREQ_CLK0 | Frequency for the CLK0 and CLK180 outputs | 5 | 240 | MHz | |
| CLKOUT_FREQ_CLK90 | Frequency for the CLK90 and CLK270 outputs | 5 | 200 | MHz | |
| CLKOUT_FREQ_2X | Frequency for the CLK2X and CLK2X180 outputs | 10 | 311 | MHz | |
| CLKOUT_FREQ_DV | Frequency for the CLKDV output | 0.3125 | 160 | MHz | |
| Output Clock Jitter ^(2,3,4) | | | | | |
| CLKOUT_PER_JITT_0 | Period jitter at the CLK0 output | - | ±100 | ps | |
| CLKOUT_PER_JITT_90 | Period jitter at the CLK90 output | - | ±150 | ps | |
| CLKOUT_PER_JITT_180 | Period jitter at the CLK180 output | - | ±150 | ps | |
| CLKOUT_PER_JITT_270 | Period jitter at the CLK270 output | - | ±150 | ps | |
| CLKOUT_PER_JITT_2X | Period jitter at the CLK2X and CLK2X180 outputs | - | ±[1% of CLKIN period + 150] | ps | |
| CLKOUT_PER_JITT_DV1 | Period jitter at the CLKDV output when performing integer division | - | ±150 | ps | |
| CLKOUT_PER_JITT_DV2 | Period jitter at the CLKDV output when performing non-integer division | - | ±[1% of CLKIN period + 200] | ps | |

Table 27: Switching Characteristics for the DLL (Continued)

| | | | -4 Speed G | | |
|--------------------------------|---|--|------------|-----------------------------------|-------|
| Symbol | Description | | Min | Max | Units |
| Duty Cycle ⁽⁴⁾ | | | | | |
| CLKOUT_DUTY_CYCLE_DLL | Duty cycle variation for the CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV outputs, including the BUFGMUX and clock tree duty-cycle distortion | | - | ±[1% of CLKIN period + 400] | ps |
| Phase Alignment ⁽⁴⁾ | | | | | |
| CLKIN_CLKFB_PHASE | Phase offset between the CLKIN and | Phase offset between the CLKIN and CLKFB inputs | | | ps |
| CLKOUT_PHASE_DLL | Phase offset between DLL outputs | CLK0 to CLK2X (not CLK2X180) | - | ±[1% of CLKIN period + 100] | ps |
| | | All others | - | ±[1% of CLKIN period + 200] | ps |
| Lock Time | - | l | | - | |
| LOCK_DLL ⁽³⁾ | When using the DLL alone: The time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase | $5 \text{ MHz} \leq \text{F}_{\text{CLKIN}} \leq 15 \text{ MHz}$ | - | 5 | ms |
| | | F _{CLKIN} > 15 MHz | - | 600 | μs |
| Delay Lines | | 1 | | | |
| DCM_DELAY_STEP | Finest delay resolution | | 20 | 40 | ps |

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 26.

- 2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
- 3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
- Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of "±[1% of CLKIN period + 150]". Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 150 ps] = ±250ps.

Digital Frequency Synthesizer

Table 28: Recommended Operating Conditions for the DFS

| | | | -4 Speed Grade | | | |
|--|-----------------------------------|---|-------------------------------|----|--------------------|-------|
| Symbol | | Descriptio | Description | | Max | Units |
| Input Freq | uency Ranges ⁽²⁾ | | | | | |
| F _{CLKIN} | CLKIN_FREQ_FX | Frequency for the CLKIN input | Frequency for the CLKIN input | | 333 ⁽⁴⁾ | MHz |
| Input Cloc | k Jitter Tolerance ⁽³⁾ | | | | 1 | 1 |
| CLKIN_CY | C_JITT_FX_LF | Cycle-to-cycle jitter at the CLKIN | F _{CLKFX} ≤ 150 MHz | - | ±300 | ps |
| CLKIN_CYC_JITT_FX_HF | | input, based on CLKFX output frequency | F _{CLKFX} > 150 MHz | - | ±150 | ps |
| CLKIN_PER_JITT_FX Period jitter at the CLKIN input | | - | ±1 | ns | | |

Notes:

1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.

2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 26.

3. CLKIN input jitter beyond these limits may cause the DCM to lose lock.

 To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM.

Table 29: Switching Characteristics for the DFS

| | | | | -4 Speed Grade | | |
|--------------------------------------|---|--|--------|--------------------------------------|--------------------------------------|-------|
| Symbol | Description | | Device | Min | Max | Units |
| Output Frequency Ranges | | | | | | I |
| CLKOUT_FREQ_FX | Frequency for the CLKFX and CLKFX180 or | utputs | All | 5 | 311 | MHz |
| Output Clock Jitter ^(2,3) | | | | | 1 | 1 |
| CLKOUT_PER_JITT_FX | Period jitter at the CLKFX and CLKFX180 | | All | Тур | Max | |
| | outputs | CLKIN <u><</u> 20 MHz | | See | Note 4 | ps |
| | | CLKIN > 20 MHz | | ±[1% of CLKFX period + 100] | ±[1% of CLKFX period + 200] | ps |
| Duty Cycle ^(5,6) | | | | | | |
| CLKOUT_DUTY_CYCLE_FX | Duty cycle precision for the CLKFX and CLK including the BUFGMUX and clock tree duty | All | - | ±[1% of CLKFX period + 400] | ps | |
| Phase Alignment ⁽⁶⁾ | | | | | 1 | 1 |
| CLKOUT_PHASE_FX | Phase offset between the DFS CLKFX outpu output when both the DFS and DLL are use | | All | - | ±200 | ps |
| CLKOUT_PHASE_FX180 | | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used | | | ±[1% of CLKFX period + 300] | ps |
| Lock Time | | Ĺ | | | | |
| LOCK_FX ⁽²⁾ | The time from deassertion at the DCM's Reset input to the rising transition at its | 5 MHz ≤ F _{CLKIN} ≤ 15 MHz | All | - | 5 | ms |
| | LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. If using both the DLL and the DFS, use the longer locking time. | F _{CLKIN} > 15 MHz | | - | 450 | μs |

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 28.

For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute. 2.

Maximum output jitter is characterized within a reasonable noise environment (150 ps input period jitter, 40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application. Use the Spartan-3A Jitter Calculator (www.xilinx.com/support/documentation/data_sheets/s3a_jitter_calc.zip) to estimate DFS output jitter. Use the З.

4. Clocking Wizard to determine jitter for a specific design. The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.

5.

Some duty-cycle and alignment specifications include 1% of the CLKFX output period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of " \pm [1% of CLKFX period + 300]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is \pm [100 ps + 300 ps] = \pm 400 ps. 6.

Phase Shifter

Table 30: Recommended Operating Conditions for the PS in Variable Phase Mode

| | | -4 Speed Grad | | | | | | |
|-------------------------------------|---|---------------------------------|-----|---|--|--|--|--|
| Symbol | Description Min Max | | | | | | | |
| Operating Frequence | Operating Frequency Ranges | | | | | | | |
| PSCLK_FREQ (F _{PSCLK}) | Frequency for the PSCLK input | Frequency for the PSCLK input 1 | | | | | | |
| Input Pulse Require | Input Pulse Requirements | | | | | | | |
| PSCLK_PULSE | PSCLK pulse width as a percentage of the PSCLK period | 40% | 60% | - | | | | |

Configuration and JTAG Timing

Table 33: Power-On Timing and the Beginning of Configuration

| | | | -4 Spee | -4 Speed Grade | |
|----------------------------------|--|-----------|---------|----------------|-------|
| Symbol | Description | Device | Min | Max | Units |
| T _{POR} ⁽²⁾ | The time from the application of V_{CCINT} , V_{CCAUX} , and V_{CCO} | XA3S100E | - | 5 | ms |
| | Bank 2 supply voltage ramps (whichever occurs last) to the rising transition of the INIT_B pin | XA3S250E | - | 5 | ms |
| | | XA3S500E | - | 5 | ms |
| | | XA3S1200E | - | 5 | ms |
| | | XA3S1600E | - | 7 | ms |
| T _{PROG} | The width of the low-going pulse on the PROG_B pin | All | 0.5 | - | μs |
| T _{PL} ⁽²⁾ | The time from the rising edge of the PROG_B pin to the | XA3S100E | - | 0.5 | ms |
| | rising transition on the INIT_B pin | XA3S250E | - | 0.5 | ms |
| | | XA3S500E | - | 1 | ms |
| | | XA3S1200E | - | 2 | ms |
| | | XA3S1600E | - | 2 | ms |
| T _{INIT} | Minimum Low pulse width on INIT_B output | All | 250 | - | ns |
| T _{ICCK} ⁽³⁾ | The time from the rising edge of the INIT_B pin to the generation of the configuration clock signal at the CCLK output pin | All | 0.5 | 4.0 | μs |

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6. This means power must be applied to all V_{CCINT} , V_{CCO} , and V_{CCAUX} lines.

2. Power-on reset and the clearing of configuration memory occurs during this period.

3. This specification applies only to the Master Serial, SPI, BPI-Up, and BPI-Down modes.



Configuration Clock (CCLK) Characteristics

| Symbol | Description | ConfigRate Setting | Temperature Range | Minimum | Maximum | Units |
|---------------------|---|--|----------------------|---------|---------|-------|
| T _{CCLK1} | CCLK clock period by <i>ConfigRate</i> setting | 1 (power-on value and default value) | I-Grade Q-Grade | 485 | 1,250 | ns |
| T _{CCLK3} | | 3 | I-Grade Q-Grade | 242 | 625 | ns |
| T _{CCLK6} | | 6 | I-Grade Q-Grade | 121 | 313 | ns |
| T _{CCLK12} | | 12 | I-Grade Q-Grade | 60.6 | 157 | ns |
| T _{CCLK25} | | 25 | I-Grade Q-Grade | 30.3 | 78.2 | ns |
| T _{CCLK50} | | 50 | I-Grade Q-Grade | 15.1 | 39.1 | ns |

Table 34: Master Mode CCLK Output Period by ConfigRate Option Setting

Notes:

1. Set the *ConfigRate* option value when generating a configuration bitstream. See Bitstream Generator (BitGen) Options in <u>DS312</u>, Module 2.

| Table 35: N | aster Mode CCLK Output Free | quency by <i>Config</i> F | ate Option Set | ting |
|-------------|-----------------------------|---------------------------|----------------|------|
| | | | | |

| Symbol | Description | ConfigRate Setting | Temperature Range | Minimum | Maximum | Units |
|---------------------|--|--|----------------------|---------|---------|-------|
| F _{CCLK1} | Equivalent CCLK clock frequency by <i>ConfigRate</i> setting | 1 (power-on value and default value) | I-Grade Q-Grade | 0.8 | 2.1 | MHz |
| F _{CCLK3} | | 3 | I-Grade Q-Grade | 1.6 | 4.2 | MHz |
| F _{CCLK6} | | 6 | I-Grade Q-Grade | 3.2 | 8.3 | MHz |
| F _{CCLK12} | | 12 | I-Grade Q-Grade | 6.4 | 16.5 | MHz |
| F _{CCLK25} | | 25 | I-Grade Q-Grade | 12.8 | 33.0 | MHz |
| F _{CCLK50} | | 50 | I-Grade Q-Grade | 25.6 | 66.0 | MHz |

Table 36: Master Mode CCLK Output Minimum Low and High Time

| Symbol | Symbol Description | | | ConfigRate Setting | | | | | Units |
|---|--|--------------------|-----|--------------------|----|------|------|-----|-------|
| Symbol | | | 1 | 3 | 6 | 12 | 25 | 50 | Onits |
| T _{MCCL,} T _{MCCH} | Master mode CCLK minimum Low and High time | I-Grade Q-Grade | 235 | 117 | 58 | 29.3 | 14.5 | 7.3 | ns |

Table 37: Slave Mode CCLK Input Low and High Time

| Symbol | Description | Min | Max | Units |
|---|------------------------|-----|-----|-------|
| T _{SCCL,} T _{SCCH} | CCLK Low and High time | 5 | ∞ | ns |

Master Serial and Slave Serial Mode Timing

| Table 38: Timing for the Master Serial and Slave | Serial Configuration Modes |
|--|----------------------------|
|--|----------------------------|

| | | | Slave/ | -4 Speed Grade | | |
|--------------------|---|--|--------|-----------------|-------------------|-------|
| Symbol | Descri | ption | Master | Min | Max | Units |
| Clock-to-0 | Dutput Times | | | | | |
| T _{CCO} | The time from the falling transition appearing at the DOUT pin | The time from the falling transition on the CCLK pin to data appearing at the DOUT pin | | | 10.0 | ns |
| Setup Tim | nes | | | L | ł | - |
| T _{DCC} | The time from the setup of data at the CCLK pin | the DIN pin to the active edge of | Both | 11.0 | - | ns |
| Hold Time | es la | | | L | l | |
| T _{CCD} | The time from the active edge of t data is last held at the DIN pin | he CCLK pin to the point when | Both | 0 | - | ns |
| Clock Tim | ling | | | L | | |
| Т _{ССН} | High pulse width at the CCLK input | ut pin | Master | See Table 36 | | |
| | | | Slave | See Table 37 | | |
| T _{CCL} | Low pulse width at the CCLK input | t pin | Master | er See Table 36 | | 3 |
| | | | Slave | Se | e Table 37 | 7 |
| F _{CCSER} | Frequency of the clock signal at | No bitstream compression | Slave | 0 | 66 ⁽²⁾ | MHz |
| | the CCLK input pin | With bitstream compression | | 0 | 20 | MHz |

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.

2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.



Slave Parallel Mode Timing

Table 39: Timing for the Slave Parallel Configuration Mode

| | | | | -4 Spee | d Grade | |
|-----------------------------------|---|----------------------|---------------------------------------|---------|---------|------------|
| Symbol | | Description | n | Min | Max | Units |
| Clock-to-Ou | tput Times | | | | | |
| T _{SMCKBY} | The time from the rising tra BUSY pin | nsition on the CC | LK pin to a signal transition at the | - | 12.0 | ns |
| Setup Times | 5 | | | | | - <u> </u> |
| T _{SMDCC} | The time from the setup of pin | data at the D0-D7 | pins to the active edge the CCLK | 11.0 | - | ns |
| T _{SMCSCC} | Setup time on the CSI_B p | oin before the activ | ve edge of the CCLK pin | 10.0 | - | ns |
| T _{SMCCW} ⁽²⁾ | Setup time on the RDWR_ | B pin before activ | e edge of the CCLK pin | 23.0 | - | ns |
| Hold Times | | | | | 1 | |
| T _{SMCCD} | The time from the active end held at the D0-D7 pins | dge of the CCLK | pin to the point when data is last | 1.0 | - | ns |
| T _{SMCCCS} | The time from the active end is last held at the CSO_B | | pin to the point when a logic level | 0 | - | ns |
| T _{SMWCC} | The time from the active ed is last held at the RDWR_E | | pin to the point when a logic level | 0 | - | ns |
| Clock Timin | g | | | | | |
| T _{CCH} | The High pulse width at the | e CCLK input pin | | 5 | - | ns |
| T _{CCL} | The Low pulse width at the | e CCLK input pin | | 5 | - | ns |
| F _{CCPAR} | Frequency of the clock | No bitstream | Not using the BUSY pin ⁽²⁾ | 0 | 50 | MHz |
| | signal at the CCLK input pin | compression | Using the BUSY pin | 0 | 66 | MHz |
| | | With bitstream of | compression | 0 | 20 | MHz |

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.

2. In the Slave Parallel mode, it is necessary to use the BUSY pin when the CCLK frequency exceeds this maximum specification.

3. Some Xilinx documents refer to Parallel modes as "SelectMAP" modes.

IEEE 1149.1/1553 JTAG Test Access Port Timing

Table 44: Timing for the JTAG Test Access Port

| | | -4 Spee | | |
|---------------------|--|---------|------|-------|
| Symbol | Description | Min | Max | Units |
| Clock-to-Output | Times | | | 1 |
| T _{TCKTDO} | The time from the falling transition on the TCK pin to data appearing at the TDO pin | 1.0 | 11.0 | ns |
| Setup Times | | | | - |
| T _{TDITCK} | The time from the setup of data at the TDI pin to the rising transition at the TCK pin | 7.0 | - | ns |
| T _{TMSTCK} | The time from the setup of a logic level at the TMS pin to the rising transition at the TCK pin | 7.0 | - | ns |
| Hold Times | 1 | | | 4 |
| Т _{ТСКТОІ} | The time from the rising transition at the TCK pin to the point when data is last held at the TDI pin | 0 | - | ns |
| T _{TCKTMS} | The time from the rising transition at the TCK pin to the point when a logic level is last held at the TMS pin | 0 | - | ns |
| Clock Timing | | | | |
| T _{CCH} | The High pulse width at the TCK pin | 5 | - | ns |
| T _{CCL} | The Low pulse width at the TCK pin | 5 | - | ns |
| F _{TCK} | Frequency of the TCK signal | - | 25 | MHz |

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.



Revision History

The following table shows the revision history for this document.

| Date | Version | Revision |
|----------|---------|--|
| 08/31/07 | 1.0 | Initial Xilinx release. |
| 01/20/09 | 1.1 | Updated "Key Feature Differences from Commercial XC Devices." Updated T_{ACC} requirement in Table 43. Updated description of T_{DCC} and T_{CCD} in Table 42. Removed Table 45: MultiBoot Trigger Timing. |
| 09/09/09 | 2.0 | Added package sizes to Table 2, page 4. Removed Genealogy Viewer Link from "Package Marking," page 5. Updated data and notes for Table 6, page 8. Updated test conditions for R_{PU} and maximum value for C_{IN} in Table 7, page 8. Updated notes for Table 8, page 9. Updated Max V_{CCO} for LVTTL and LVCMOS33, removed PCIX data, updated V_{IL} Max for LVCMOS18, LVCMOS15, and LVCMOS12, updated V_{IH} Min for LVCMOS12, and added note 6 in Table 9, page 11. Removed PCIX data, revised note 2, and added note 4 in Table 10, page 12. Updated figure description of Figure 5, page 14. Added note 4 to Table 13, page 14. Removed PC166_3 and PCIX adjustment values from Table 17, page 17. Deleted Table 18 (duplicate of Table 17, page 17). Subsequent tables renumbered. Removed PCIX data and removed V_{REF} values for DIFF_HSTL_1_18, DIFF_HSTL_III_18, DIFF_SSTL18_1, and DIFF_SSTL2_1 from Table 19, page 19. Updated notes, references to notes, and revised the maximum clock-to-output times for T_{MSCKP_P} Table 24, page 22. Added note 3 in Table 26, page 25. Added note 4 table 28, page 26. Updated notes, references to notes, and CLKOUT_PER_JITT_FX data in Table 29, page 27. Updated MAX_STEPS data in Table 31, page 28. Updated ConfigRate Setting for T_{CCLK1} to indicate 1 is the default value in Table 34, page 30. |

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

