



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	612
Number of Logic Elements/Cells	5508
Total RAM Bits	221184
Number of I/O	66
Number of Gates	250000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xa3s250e-4vqg100q

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Key Feature Differences from Commercial XC Devices

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the T_J = -40°C to +125°C temperature range (Q-Grade)
- XA Spartan-3E devices are available in the -4 speed grade only.
- PCI-66 is not supported in the XA Spartan-3E FPGA product line.
- The readback feature is not supported in the XA

Spartan-3E FPGA product line.

- XA Spartan-3E devices are available in Step 1 only.
- JTAG configuration frequency reduced from 30 MHz to 25 MHz.
- Platform Flash is not supported within the XA family.
- XA Spartan-3E devices are available in Pb-free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3E device must be power cycled prior to reconfiguration.

Table 1: Summary of XA Spartan-3E FPGA Attributes

			Equivalent	((CLB a	Array Four Slic	es)		Block				Maximum
Device	System Gates	Logic Cells	Rows	Columns	Total CLBs	Total Slices	Distributed RAM bits ⁽¹⁾	RAM bits ⁽¹⁾	Dedicated Multipliers	DCMs	Maximum User I/O	Differential I/O Pairs	
XA3S100E	100K	2,160	22	16	240	960	15K	72K	4	2	108	40	
XA3S250E	250K	5,508	34	26	612	2,448	38K	216K	12	4	172	68	
XA3S500E	500K	10,476	46	34	1,164	4,656	73K	360K	20	4	190	77	
XA3S1200E	1200K	19,512	60	46	2,168	8,672	136K	504K	28	8	304	124	
XA3S1600E	1600K	33,192	76	58	3,688	14,752	231K	648K	36	8	376	156	

Notes:

Architectural Overview

The XA Spartan-3E family architecture consists of five fundamental programmable functional elements:

- Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data-Rate (DDR) registers are included.
- Block RAM provides data storage in the form of 18-Kbit dual-port blocks.
- Multiplier Blocks accept two 18-bit binary numbers as inputs and calculate the product.

 Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A ring of IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XA3S100E, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S100E has only one DCM at the top and bottom, while the XA3S1200E and XA3S1600E add two DCMs in the middle of the left and right sides.

The XA Spartan-3E family features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

^{1.} By convention, one Kb is equivalent to 1,024 bits.




Ordering Information

XA Spartan-3E FPGAs are available in Pb-free packaging options for all device/package combinations. All devices are in Pb-free packages only, with a "G" character to the ordering code. All devices are available in either I-Grade or

Q-Grade temperature ranges. Only the -4 speed grade is available for the XA Spartan-3E family. See Table 2 for valid device/package combinations.

Pb-Free Packaging



Device		Speed Grade		Package Type / Number of Pins		Temperature Range (T _J)
XA3S100E	-4	Only	VQG100	100-pin Very Thin Quad Flat Pack (VQFP)	I	I-Grade (-40°C to 100°C)
XA3S250E		l.	CPG132	132-ball Chip-Scale Package (CSP)	Q	Q-Grade (-40°C to 125°C)
XA3S500E			TQG144	144-pin Thin Quad Flat Pack (TQFP)	1	
XA3S1200E			PQG208	208-pin Plastic Quad Flat Pack (PQFP)		
XA3S1600E			FTG256	256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)		
			FGG400	400-ball Fine-Pitch Ball Grid Array (FBGA)		
			FGG484	484-ball Fine-Pitch Ball Grid Array (FBGA)		



DC Specifications

Table 6: General Recommended Operating Conditions

Symbol	Descriptio	n	Min	Nominal	Max	Units
T _J	Junction temperature	I-Grade	-40	25	100	°C
		Q-Grade	-40	25	125	°C
V _{CCINT}	Internal supply voltage		1.140	1.200	1.260	V
V _{CCO} ⁽¹⁾	Output driver supply voltage	1.100	-	3.465	V	
V _{CCAUX}	Auxiliary supply voltage		2.375	2.500	2.625	V
$\Delta V_{CCAUX}^{(2)}$	Voltage variance on V _{CCAUX} whe	en using a DCM	-	-	10	mV/ms
V _{IN} (3,4,5,6)	Input voltage extremes to avoid turning on I/O protection diodes	I/O, Input-only, and Dual-Purpose pins ⁽³⁾	-0.5	_	V _{CCO} + 0.5	V
		Dedicated pins ⁽⁴⁾	-0.5	_	V _{CCAUX} + 0.5	V
T _{IN}	Input signal transition time ⁽⁷⁾		_	_	500	ns

Notes:

- This V_{CCO} range spans the lowest and highest operating voltages for all supported I/O standards. Table 9 lists the recommended V_{CCO} range specific to each of the single-ended I/O standards, and Table 11 lists that specific to the differential standards.
- 2. Only during DCM operation is it recommended that the rate of change of V_{CCAUX} not exceed 10 mV/ms.
- Each of the User I/O and Dual-Purpose pins is associated with one of the four banks' V_{CCO} rails. Meeting the V_{IN} limit ensures that the
 internal diode junctions that exist between these pins and their associated V_{CCO} and GND rails do not turn on. See Absolute Maximum
 Ratings in DS312).
- 4. All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) draw power from the V_{CCAUX} rail (2.5V). Meeting the V_{IN} max limit ensures that the internal diode junctions that exist between each of these pins and the V_{CCAUX} and GND rails do not turn on.
- 5. Input voltages outside the recommended range is permissible provided that the I_{IK} input clamp diode rating is met and no more than 100 pins exceed the range simultaneously. See Absolute Maximum Ratings in <u>DS312</u>).
- 6. See XAPP459, "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins."
- 7. Measured between 10% and 90% V_{CCO}. Follow Signal Integrity recommendations.

General DC Characteristics for I/O Pins

Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins

Symbol	Description	Test Conditions	Min	Тур	Max	Units
ΙL	Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins	Driver is in a high-impedance state, $V_{IN} = 0V$ or V_{CCO} max, sample-tested	-10	-	+10	μА
I _{RPU} ⁽²⁾	Current through pull-up resistor at	$V_{IN} = 0V, V_{CCO} = 3.3V$	-0.36	-	-1.24	mA
	User I/O, Dual-Purpose, Input-only, and Dedicated pins	V _{IN} = 0V, V _{CCO} = 2.5V	-0.22	-	-0.80	mA
		V _{IN} = 0V, V _{CCO} = 1.8V	-0.10	-	-0.42	mA
		V _{IN} = 0V, V _{CCO} = 1.5V	-0.06	-	-0.27	mA
		V _{IN} = 0V, V _{CCO} = 1.2V	-0.04	-	-0.22	mA
R _{PU} ⁽²⁾	Equivalent pull-up resistor value at	$V_{IN} = 0V$, $V_{CCO} = 3.0V$ to $3.465V$	2.4	-	10.8	kΩ
	User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{RPU}	V _{IN} = 0V, V _{CCO} = 2.3V to 2.7V	2.7	-	11.8	kΩ
	per Note 2)	V _{IN} = 0V, V _{CCO} = 1.7V to 1.9V	4.3	_	20.2	kΩ
		V _{IN} = 0V, V _{CCO} =1.4V to 1.6V	5.0	_	25.9	kΩ
		$V_{IN} = 0V$, $V_{CCO} = 1.14V$ to 1.26V	5.5	1	32.0	kΩ



Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins (Continued)

Symbol	Description	Test Conditions	Min	Тур	Max	Units
I _{RPD} ⁽²⁾	Current through pull-down resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins	$V_{IN} = V_{CCO}$	0.10	-	0.75	mA
R _{PD} ⁽²⁾	Equivalent pull-down resistor value at	$V_{IN} = V_{CCO} = 3.0V \text{ to } 3.45V$	4.0	_	34.5	kΩ
	User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I _{RPD} per Note 2)	$V_{IN} = V_{CCO} = 2.3V \text{ to } 2.7V$	3.0	_	27.0	kΩ
		$V_{IN} = V_{CCO} = 1.7V \text{ to } 1.9V$	2.3	_	19.0	kΩ
		$V_{IN} = V_{CCO} = 1.4V \text{ to } 1.6V$	1.8	_	16.0	kΩ
		$V_{IN} = V_{CCO} = 1.14V \text{ to } 1.26V$	1.5	_	12.6	kΩ
I _{REF}	V _{REF} current per pin	All V _{CCO} levels	-10	_	+10	μΑ
C _{IN}	Input capacitance	-	_	_	10	pF
R _{DT}	Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs.	V_{OCM} Min $\leq V_{ICM} \leq V_{OCM}$ Max V_{OD} Min $\leq V_{ID} \leq V_{OD}$ Max $V_{CCO} = 2.5V$	_	120	_	Ω

- 1. The numbers in this table are based on the conditions set forth in Table 6.
- 2. This parameter is based on characterization. The pull-up resistance $R_{PU} = V_{CCO} / I_{RPU}$. The pull-down resistance $R_{PD} = V_{IN} / I_{RPD}$.

Table 8: Quiescent Supply Current Characteristics

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units
I _{CCINTQ}	Quiescent V _{CCINT}	XA3S100E	36	58	mA
supply o	supply current	XA3S250E	104	158	mA
		XA3S500E	145	300	mA
		XA3S1200E	324	500	mA
		XA3S1600E	457	750	mA
Iccoq	Quiescent V _{CCO}	XA3S100E	1.5	2.0	mA
	supply current	XA3S250E	1.5	3.0	mA
		XA3S500E	1.5	3.0	mA
		XA3S1200E	2.5	4.0	mA
		XA3S1600E	2.5	4.0	mA



Table 8: Quiescent Supply Current Characteristics (Continued)

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units
I _{CCAUXQ}	CAUXQ Quiescent V _{CCAUX} supply current	XA3S100E	13	22	mA
		XA3S250E	26	43	mA
		XA3S500E	34	63	mA
		XA3S1200E	59	100	mA
	XA3S1600E	86	150	mA	

- 1. The numbers in this table are based on the conditions set forth in Table 6.
- Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. Typical values are characterized using typical devices at room temperature (T_J of 25°C at V_{CCINT} = 1.2 V, V_{CCO} = 3.3V, and V_{CCAUX} = 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limits with V_{CCINT} = 1.26V, V_{CCO} = 3.465V, and V_{CCAUX} = 2.625V. The FPGA is programmed with a "blank" configuration data file (i.e., a design with no functional elements instantiated). For conditions other than those described above, (e.g., a design including functional elements), measured quiescent current levels may be different than the values in the table. For more accurate estimates for a specific design, use the Xilinx XPower tools.
- 3. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The Spartan-3E XPower Estimator provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.
- 4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.



Single-Ended I/O Standards

Table 9: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

IOSTANDARD	Vcc	_{CO} for Drive	rs ⁽²⁾	V _{REF}			V_{IL}	V _{IH}
Attribute	Min (V)	Nom (V)	Max (V)	Min (V)	Nom (V)	Max (V)	Max (V)	Min (V)
LVTTL	3.0	3.3	3.465				0.8	2.0
LVCMOS33 ⁽⁴⁾	3.0	3.3	3.465				0.8	2.0
LVCMOS25 ^(4,5)	2.3	2.5	2.7				0.7	1.7
LVCMOS18	1.65	1.8	1.95		_{EF} is not use se I/O standa		0.4	0.8
LVCMOS15	1.4	1.5	1.6				0.4	0.8
LVCMOS12	1.1	1.2	1.3				0.4	0.7
PCI33_3	3.0	3.3	3.465				0.3 * V _{CCO}	0.5 * V _{CCO}
HSTL_I_18	1.7	1.8	1.9	0.8	0.9	1.1	V _{REF} - 0.1	V _{REF} + 0.1
HSTL_III_18	1.7	1.8	1.9	-	1.1	-	V _{REF} - 0.1	V _{REF} + 0.1
SSTL18_I	1.7	1.8	1.9	0.833	0.900	0.969	V _{REF} - 0.125	V _{REF} + 0.125
SSTL2_I	2.3	2.5	2.7	1.15	1.25	1.35	V _{REF} - 0.125	V _{REF} + 0.125

- Descriptions of the symbols used in this table are as follows:

 - $\begin{array}{l} V_{CCO} \text{the supply voltage for output drivers} \\ V_{REF} \text{the reference voltage for setting the input switching threshold} \end{array}$

 - $V_{IL}^{\rm NL}$ the input voltage that indicates a Low logic level V_{IH} the input voltage that indicates a High logic level
- The V_{CCO} rails supply only output drivers, not input circuits.
- For device operation, the maximum signal voltage (V_{IH} max) may be as high as V_{IN} max. See Table 72 in DS312.
- There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.
- All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) use the LVCMOS25 standard and draw power from the V_{CCAUX} rail (2.5V). The Dual-Purpose configuration pins use the LVCMOS standard before the User mode. When using these pins as part of a standard 2.5V configuration interface, apply 2.5V to the V_{CCO} lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.
- For information on PCI IP solutions, see www.xilinx.com/pci.



Table 19: Test Methods for Timing Measurement at I/Os

Signal	Standard		Inputs		Out	puts	Inputs and Outputs
	NDARD)	V _{REF} (V)	V _L (V)	V _H (V)	R _T (Ω)	V _T (V)	V _M (V)
Single-Ende	ed						
LVTTL		-	0	3.3	1M	0	1.4
LVCMOS33		-	0	3.3	1M	0	1.65
LVCMOS25		-	0	2.5	1M	0	1.25
LVCMOS18		-	0	1.8	1M	0	0.9
LVCMOS15		-	0	1.5	1M	0	0.75
LVCMOS12		-	0	1.2	1M	0	0.6
PCl33_3	Rising	-	Note 3	Note 3	25	0	0.94
	Falling				25	3.3	2.03
HSTL_I_18		0.9	V _{REF} – 0.5	V _{REF} + 0.5	50	0.9	V_{REF}
HSTL_III_18	1	1.1	V _{REF} - 0.5	V _{REF} + 0.5	50	1.8	V_{REF}
SSTL18_I		0.9	V _{REF} - 0.5	V _{REF} + 0.5	50	0.9	V_{REF}
SSTL2_I		1.25	V _{REF} – 0.75	V _{REF} + 0.75	50	1.25	V_{REF}
Differential							
LVDS_25		-	V _{ICM} - 0.125	V _{ICM} + 0.125	50	1.2	V _{ICM}
BLVDS_25		-	V _{ICM} - 0.125	V _{ICM} + 0.125	1M	0	V _{ICM}
MINI_LVDS_	_25	-	V _{ICM} - 0.125	V _{ICM} + 0.125	50	1.2	V _{ICM}
LVPECL_25		-	V _{ICM} - 0.3	V _{ICM} + 0.3	1M	0	V _{ICM}
RSDS_25		-	V _{ICM} - 0.1	V _{ICM} + 0.1	50	1.2	V _{ICM}
DIFF_HSTL	_l_18	-	V _{REF} - 0.5	V _{REF} + 0.5	50	0.9	V _{ICM}
DIFF_HSTL	_III_18	-	V _{REF} - 0.5	V _{REF} + 0.5	50	1.8	V _{ICM}
DIFF_SSTL	18_I	-	V _{REF} - 0.5	V _{REF} + 0.5	50	0.9	V _{ICM}
DIFF_SSTL2	2_l	-	V _{REF} – 0.5	V _{REF} + 0.5	50	1.25	V _{ICM}

- Descriptions of the relevant symbols are as follows:
 - $V_{\mbox{\scriptsize REF}}$ The reference voltage for setting the input switching threshold

 - V_{ICM} The common mode input voltage V_M Voltage of measurement point on signal transition V_L Low-level test voltage at Input pin

 - $\overline{V_H}$ High-level test voltage at Input pin
 - R_T^{-} Effective termination resistance, which takes on a value of 1M Ω when no parallel termination is required
 - V_T Termination voltage
- The load capacitance (C₁) at the Output pin is 0 pF for all signal standards.
- According to the PCI specification.



Configurable Logic Block Timing

Table 20: CLB (SLICEM) Timing

		-4 Spee	d Grade		
Symbol	Description	Min	Max	Units	
Clock-to-Outp	ut Times		•	1	
T _{CKO}	When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output	-	0.60	ns	
Setup Times				1	
T _{AS}	Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB	0.52	-	ns	
T _{DICK}	Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB	1.81	-	ns	
Hold Times			-		
T _{AH}	Time from the active transition at the CLK input to the point where data is last held at the F or G input	0	-	ns	
T _{CKDI}	Time from the active transition at the CLK input to the point where data is last held at the BX or BY input	0	-	ns	
Clock Timing					
T _{CH}	The High pulse width of the CLB's CLK signal	0.80	-	ns	
T _{CL}	The Low pulse width of the CLK signal	0.80	-	ns	
F _{TOG}	Toggle frequency (for export control)	0	572	MHz	
Propagation T	imes			П	
T _{ILO}	The time it takes for data to travel from the CLB's F (G) input to the X (Y) output	-	0.76	ns	
Set/Reset Puls	se Width		1	1	
T _{RPW_CLB}	The minimum allowable pulse width, High or Low, to the CLB's SR input	1.80	-	ns	

Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.



Table 21: CLB Distributed RAM Switching Characteristics

		-	4	
Symbol	Description	Min	Max	Units
Clock-to-Outpu	t Times			
T _{SHCKO}	Time from the active edge at the CLK input to data appearing on the distributed RAM output	-	2.35	ns
Setup Times				
T _{DS}	Setup time of data at the BX or BY input before the active transition at the CLK input of the distributed RAM	0.46	-	ns
T _{AS}	Setup time of the F/G address inputs before the active transition at the CLK input of the distributed RAM	0.52	-	ns
T _{WS}	Setup time of the write enable input before the active transition at the CLK input of the distributed RAM	0.40	-	ns
Hold Times			1	
T _{DH}	Hold time of the BX, BY data inputs after the active transition at the CLK input of the distributed RAM	0.15	-	ns
T _{AH} , T _{WH}	Hold time of the F/G address inputs or the write enable input after the active transition at the CLK input of the distributed RAM	0	-	ns
Clock Pulse Wie	dth			
T _{WPH} , T _{WPL}	Minimum High or Low pulse width at CLK input	1.01	-	ns

Table 22: CLB Shift Register Switching Characteristics

		-	4	
Symbol	Description	Min	Max	Units
Clock-to-Outpu	t Times			
T _{REG}	Time from the active edge at the CLK input to data appearing on the shift register output	-	4.16	ns
Setup Times				
T _{SRLDS}	Setup time of data at the BX or BY input before the active transition at the CLK input of the shift register	0.46	-	ns
Hold Times		+	+	+
T _{SRLDH}	Hold time of the BX or BY data input after the active transition at the CLK input of the shift register	0.16	-	ns
Clock Pulse Wi	dth			
T _{WPH} , T _{WPL}	Minimum High or Low pulse width at CLK input	1.01	-	ns



Table 25: Block RAM Timing (Continued)

	-4 Speed Gra		d Grade		
Symbol	Description	Min Max		Units	
Clock Timir	ng			+	
T _{BPWH}	High pulse width of the CLK signal	1.59	-	ns	
T _{BPWL}	Low pulse width of the CLK signal	1.59	-	ns	
Clock Frequ	uency	1			
F _{BRAM}	Block RAM clock frequency. RAM read output value written back into RAM, for shift registers and circular buffers. Write-only or read-only performance is faster.	0	230	MHz	

Digital Clock Manager Timing

For specification purposes, the DCM consists of three key components: the Delay-Locked Loop (DLL), the Digital Frequency Synthesizer (DFS), and the Phase Shifter (PS).

Aspects of DLL operation play a role in all DCM applications. All such applications inevitably use the CLKIN and the CLKFB inputs connected to either the CLK0 or the CLK2X feedback, respectively. Thus, specifications in the DLL tables (Table 26 and Table 27) apply to any application that only employs the DLL component. When the DFS and/or the PS components are used together with the DLL, then the specifications listed in the DFS and PS tables (Table 28 through Table 31) supersede any corresponding ones in the DLL tables. DLL specifications that do not change with the addition of DFS or PS functions are presented in Table 26 and Table 27.

Period jitter and cycle-cycle jitter are two of many different ways of specifying clock jitter. Both specifications describe statistical variation from a mean value.

Period jitter is the worst-case deviation from the ideal clock period over a collection of millions of samples. In a histogram of period jitter, the mean value is the clock period.

Cycle-cycle jitter is the worst-case difference in clock period between adjacent clock cycles in the collection of clock periods sampled. In a histogram of cycle-cycle jitter, the mean value is zero.

Spread Spectrum

DCMs accept typical spread spectrum clocks as long as they meet the input requirements. The DLL will track the frequency changes created by the spread spectrum clock to drive the global clocks to the FPGA logic. See XAPP469, Spread-Spectrum Clocking Reception for Displays for details.

^{1.} The numbers in this table are based on the operating conditions set forth in Table 6.



Delay-Locked Loop

Table 26: Recommended Operating Conditions for the DLL

				-4 Spee		
	Symbol	Symbol Description		Min	Max	Units
Input Fr	equency Ranges			:	:	
F _{CLKIN}	CLKIN_FREQ_DLL	Frequency of the CLKIN clock in	nput	5(2)	240 ⁽³⁾	MHz
Input Pu	ulse Requirements					
CLKIN_PULSE	PULSE	CLKIN pulse width as a	F _{CLKIN} ≤ 150 MHz	40%	60%	-
		percentage of the CLKIN period	F _{CLKIN} > 150 MHz	45%	55%	_
Input CI	lock Jitter Tolerance and	d Delay Path Variation ⁽⁴⁾		1	1	
CLKIN_0	CYC_JITT_DLL_LF	Cycle-to-cycle jitter at the	F _{CLKIN} ≤ 150 MHz	-	±300	ps
CLKIN_0	CYC_JITT_DLL_HF	CLKIN input	F _{CLKIN} > 150 MHz	-	±150	ps
CLKIN_I	PER_JITT_DLL	Period jitter at the CLKIN input	Period jitter at the CLKIN input		±1	ns
CLKFB_	DELAY_VAR_EXT	Allowable variation of off-chip feedback delay from the DCM output to the CLKFB input		-	±1	ns

- 1. DLL specifications apply when any of the DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.
- 2. The DFS, when operating independently of the DLL, supports lower FCLKIN frequencies. See Table 28.
- To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM. The CLK2X output reproduces the clock frequency provided on the CLKIN input.
- 4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.

Table 27: Switching Characteristics for the DLL

		-4 Speed Grade		
Symbol	Description	Min	Max	Units
Output Frequency Ranges				
CLKOUT_FREQ_CLK0	Frequency for the CLK0 and CLK180 outputs	5	240	MHz
CLKOUT_FREQ_CLK90	Frequency for the CLK90 and CLK270 outputs	5	200	MHz
CLKOUT_FREQ_2X	Frequency for the CLK2X and CLK2X180 outputs	10	311	MHz
CLKOUT_FREQ_DV	Frequency for the CLKDV output	0.3125	160	MHz
Output Clock Jitter(2,3,4)		l .		
CLKOUT_PER_JITT_0	Period jitter at the CLK0 output	-	±100	ps
CLKOUT_PER_JITT_90	Period jitter at the CLK90 output	-	±150	ps
CLKOUT_PER_JITT_180	Period jitter at the CLK180 output	-	±150	ps
CLKOUT_PER_JITT_270	Period jitter at the CLK270 output	-	±150	ps
CLKOUT_PER_JITT_2X	Period jitter at the CLK2X and CLK2X180 outputs	-	±[1% of CLKIN period + 150]	ps
CLKOUT_PER_JITT_DV1	Period jitter at the CLKDV output when performing integer division	-	±150	ps
CLKOUT_PER_JITT_DV2	Period jitter at the CLKDV output when performing non-integer division	-	±[1% of CLKIN period + 200]	ps



Table 27: Switching Characteristics for the DLL (Continued)

			-4 Spe	eed Grade	
Symbol	Description		Min	Max	Units
Duty Cycle ⁽⁴⁾					
CLKOUT_DUTY_CYCLE_DLL	Duty cycle variation for the CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV outputs, including the BUFGMUX and clock tree duty-cycle distortion		-	±[1% of CLKIN period + 400]	ps
Phase Alignment ⁽⁴⁾		,			
CLKIN_CLKFB_PHASE	Phase offset between the CLKIN and	I CLKFB inputs	-	±200	ps
CLKOUT_PHASE_DLL	Phase offset between DLL outputs	CLK0 to CLK2X (not CLK2X180)	-	±[1% of CLKIN period + 100]	ps
		All others	-	±[1% of CLKIN period + 200]	ps
Lock Time					
LOCK_DLL ⁽³⁾	When using the DLL alone: The time from deassertion at the DCM's Reset	5 MHz ≤ F _{CLKIN} ≤ 15 MHz	-	5	ms
	input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase	F _{CLKIN} > 15 MHz	-	600	μѕ
Delay Lines	ı				
DCM_DELAY_STEP	Finest delay resolution		20	40	ps

- 1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 26.
- 2. Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input.
- 3. For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute.
- 4. Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of "±[1% of CLKIN period + 150]". Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 150 ps] = ±250ps.

Digital Frequency Synthesizer

Table 28: Recommended Operating Conditions for the DFS

			-4 Speed Grade		
Symbol	Description		Min	Max	Units
Input Frequency Ranges ⁽²⁾					
F _{CLKIN} CLKIN_FREQ_FX	Frequency for the CLKIN input		0.200	333 ⁽⁴⁾	MHz
Input Clock Jitter Tolerance ⁽³⁾			ı.		
CLKIN_CYC_JITT_FX_LF	Cycle-to-cycle jitter at the CLKIN	F _{CLKFX} ≤ 150 MHz	-	±300	ps
CLKIN_CYC_JITT_FX_HF input, based on CLKFX output frequency		F _{CLKFX} > 150 MHz	-	±150	ps
CLKIN_PER_JITT_FX	Period jitter at the CLKIN input	'	-	±1	ns

- 1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.
- 2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 26.
- 3. CLKIN input iitter bevond these limits may cause the DCM to lose lock.
- 4. To support double the maximum effective FCLKIN limit, set the CLKIN_DIVIDE_BY_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM.



Table 29: Switching Characteristics for the DFS

				-4 Spec	ed Grade	
Symbol	Description		Device	Min	Max	Units
Output Frequency Ranges				<u> </u>	Į.	
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 or	utputs	All	5	311	MHz
Output Clock Jitter(2,3)						
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180 outputs		All	Тур	Max	
		CLKIN <20 MHz		See	Note 4	ps
		CLKIN > 20 MHz		±[1% of CLKFX period + 100]	±[1% of CLKFX period + 200]	ps
Duty Cycle ^(5,6)						
CLKOUT_DUTY_CYCLE_FX	Duty cycle precision for the CLKFX and CLk including the BUFGMUX and clock tree duty	All	-	±[1% of CLKFX period + 400]	ps	
Phase Alignment ⁽⁶⁾					<u>I</u>	
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX output output when both the DFS and DLL are use		All	-	±200	ps
CLKOUT_PHASE_FX180	Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used		All	-	±[1% of CLKFX period + 300]	ps
Lock Time		1			11	
LOCK_FX ⁽²⁾	The time from deassertion at the DCM's Reset input to the rising transition at its	5 MHz ≤ F _{CLKIN} ≤ 15 MHz	All	-	5	ms
	LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. If using both the DLL and the DFS, use the longer locking time.	F _{CLKIN} > 15 MHz		-	450	μѕ

- The numbers in this table are based on the operating conditions set forth in Table 6 and Table 28.
- For optimal jitter tolerance and faster lock time, use the CLKIN_PERIOD attribute. 2.
- Maximum output jitter is characterized within a reasonable noise environment (150 ps input period jitter, 40 SSOs and 25% CLB switching). Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application.

 Use the Spartan-3A Jitter Calculator (www.xilinx.com/support/documentation/data_sheets/s3a_jitter_calc.zip) to estimate DFS output jitter. Use the
- Clocking Wizard to determine jitter for a specific design.
 The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.
- Some duty-cycle and alignment specifications include 1% of the CLKFX output period or 0.01 UI. *Example:* The data sheet specifies a maximum jitter of "±[1% of CLKFX period + 300]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 300 ps] = ±400 ps.

Phase Shifter

Table 30: Recommended Operating Conditions for the PS in Variable Phase Mode

		-4 Speed Grade				
Symbol	Description	Min	Max	Units		
Operating Frequency Ranges						
PSCLK_FREQ (F _{PSCLK})	Frequency for the PSCLK input	1	167	MHz		
Input Pulse Require	Input Pulse Requirements					
PSCLK_PULSE	PSCLK pulse width as a percentage of the PSCLK period	40%	60%	-		



Table 31: Switching Characteristics for the PS in Variable Phase Mode

Symbol	Description			Units				
Phase Shifting Range								
MAX_STEPS ⁽²⁾	Maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN	CLKIN < 60 MHz	±[INTEGER(10 • (T _{CLKIN} − 3 ns))]	steps				
	clock period in ns. If using CLKIN_DIVIDE_BY_2 = TRUE, double the clock effective clock period.	CLKIN ≥ 60 MHz	±[INTEGER(15 • (T _{CLKIN} − 3 ns))]	steps				
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting	±[MAX_STEPS ◆ DCM_DELAY_STEP_MIN]		ns				
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	±[MAX_STEPS ◆ DCM_DELAY_STEP_MAX]		ns				

- 1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 30.
- 2. The maximum variable phase shift range, MAX_STEPS, is only valid when the DCM is has no initial fixed phase shifting, i.e., the PHASE_SHIFT attribute is set to 0.
- 3. The DCM_DELAY_STEP values are provided at the bottom of Table 27.

Miscellaneous DCM Timing

Table 32: Miscellaneous DCM Timing

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN ⁽¹⁾	Minimum duration of a RST pulse width	3	-	CLKIN cycles
DCM_RST_PW_MAX ⁽²⁾	Maximum duration of a RST pulse width	N/A	N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME ⁽³⁾	Maximum duration from V _{CCINT} applied to FPGA	N/A	N/A	minutes
	configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL		N/A	minutes

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.
- 2. This specification is equivalent to the Virtex-4 DCM_RESET specification. This specification does not apply for Spartan-3E FPGAs.
- 3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3E FPGAs.



Configuration and JTAG Timing

Table 33: Power-On Timing and the Beginning of Configuration

			-4 Spee	-4 Speed Grade	
Symbol	Description	Device	Min	Max	Units
T _{POR} ⁽²⁾	The time from the application of V_{CCINT} , V_{CCAUX} , and V_{CCO}	XA3S100E	-	5	ms
	Bank 2 supply voltage ramps (whichever occurs last) to the	XA3S250E	-	5	ms
	rising transition of the INIT_B pin	XA3S500E	-	5	ms
		XA3S1200E	-	5	ms
		XA3S1600E	-	7	ms
T _{PROG}	The width of the low-going pulse on the PROG_B pin	All	0.5	-	μs
T _{PL} ⁽²⁾	The time from the rising edge of the PROG_B pin to the rising transition on the INIT_B pin	XA3S100E	-	0.5	ms
		XA3S250E	-	0.5	ms
		XA3S500E	-	1	ms
		XA3S1200E	-	2	ms
		XA3S1600E	-	2	ms
T _{INIT}	Minimum Low pulse width on INIT_B output	All	250	-	ns
T _{ICCK} ⁽³⁾	The time from the rising edge of the INIT_B pin to the generation of the configuration clock signal at the CCLK output pin	All	0.5	4.0	μs

The numbers in this table are based on the operating conditions set forth in Table 6. This means power must be applied to all V_{CCINT}, V_{CCO}, and V_{CCAUX} lines.

^{2.} Power-on reset and the clearing of configuration memory occurs during this period.

^{3.} This specification applies only to the Master Serial, SPI, BPI-Up, and BPI-Down modes.



Configuration Clock (CCLK) Characteristics

Table 34: Master Mode CCLK Output Period by ConfigRate Option Setting

Symbol	Description	ConfigRate Setting	Temperature Range	Minimum	Maximum	Units
T _{CCLK1}	CCLK clock period by ConfigRate setting	1 (power-on value and default value)	I-Grade Q-Grade	485	1,250	ns
T _{CCLK3}		3	I-Grade Q-Grade	242	625	ns
T _{CCLK6}		6	I-Grade Q-Grade	121	313	ns
T _{CCLK12}		12	I-Grade Q-Grade	60.6	157	ns
T _{CCLK25}		25	I-Grade Q-Grade	30.3	78.2	ns
T _{CCLK50}		50	I-Grade Q-Grade	15.1	39.1	ns

Notes:

Table 35: Master Mode CCLK Output Frequency by ConfigRate Option Setting

Symbol	Description	ConfigRate Setting	Temperature Range	Minimum	Maximum	Units
F _{CCLK1}	Equivalent CCLK clock frequency by ConfigRate setting	1 (power-on value and default value)	I-Grade Q-Grade	0.8	2.1	MHz
F _{CCLK3}		3	I-Grade Q-Grade	1.6	4.2	MHz
F _{CCLK6}		6	I-Grade Q-Grade	3.2	8.3	MHz
F _{CCLK12}		12	I-Grade Q-Grade	6.4	16.5	MHz
F _{CCLK25}		25	I-Grade Q-Grade	12.8	33.0	MHz
F _{CCLK50}		50	I-Grade Q-Grade	25.6	66.0	MHz

Table 36: Master Mode CCLK Output Minimum Low and High Time

Symbol Description				ConfigRate Setting					Units
Symbol			1	3	6	12	25	50	Ullits
T _{MCCL} , T _{MCCH}	Master mode CCLK minimum Low and High time	I-Grade Q-Grade	235	117	58	29.3	14.5	7.3	ns

Table 37: Slave Mode CCLK Input Low and High Time

Symbol	Description		Max	Units
T _{SCCL,} T _{SCCH}	CCLK Low and High time	5	∞	ns

^{1.} Set the *ConfigRate* option value when generating a configuration bitstream. See Bitstream Generator (BitGen) Options in DS312, Module 2.



Master Serial and Slave Serial Mode Timing

Table 38: Timing for the Master Serial and Slave Serial Configuration Modes

	nbol Description		Slave/	-4 Speed Grade		
Symbol			Master	Min	Max	Units
Clock-to-0	Output Times					
T _{CCO}	The time from the falling transition on the CCLK pin to data appearing at the DOUT pin			1.5	10.0	ns
Setup Tim	es					*
T _{DCC}	The time from the setup of data at the CCLK pin	the DIN pin to the active edge of	Both	11.0	-	ns
Hold Time	es		1			
T _{CCD}	The time from the active edge of t data is last held at the DIN pin	Both	0	-	ns	
Clock Tim	ing		1			
T _{CCH}	High pulse width at the CCLK input pin		Master	See Table 36		;
			Slave	Se	e Table 37	,
T _{CCL}	Low pulse width at the CCLK input pin		Master	See Table 36		;
			Slave	Se	e Table 37	,
F _{CCSER}	Frequency of the clock signal at	No bitstream compression	Slave	0	66 ⁽²⁾	MHz
	the CCLK input pin	With bitstream compression		0	20	MHz

- 1. The numbers in this table are based on the operating conditions set forth in Table 6.
- 2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.



Serial Peripheral Interface Configuration Timing

Table 40: Timing for SPI Configuration Mode

Symbol	Description	Minimum	Maximum	Units
T _{CCLK1}	Initial CCLK clock period	(see Table 34)		
T _{CCLKn}	CCLK clock period after FPGA loads ConfigRate setting	(see Table 34)		
T _{MINIT}	Setup time on VS[2:0] and M[2:0] mode pins before the rising edge of INIT_B	50	-	ns
T _{INITM}	Hold time on VS[2:0] and M[2:0]mode pins after the rising edge of INIT_B	e rising edge of 0 -		
T _{CCO}	MOSI output valid after CCLK edge	See Table 38		
T _{DCC}	Setup time on DIN data input before CCLK edge	See Table 38		
T _{CCD}	Hold time on DIN data input after CCLK edge	S	ee Table 38	

Table 41: Configuration Timing Requirements for Attached SPI Serial Flash

Symbol	Description	Requirement	Units
T _{CCS}	SPI serial Flash PROM chip-select time	$T_{CCS} \le T_{MCCL1} - T_{CCO}$	ns
T _{DSU}	SPI serial Flash PROM data input setup time	$T_{DSU} \le T_{MCCL1} - T_{CCO}$	ns
T _{DH}	SPI serial Flash PROM data input hold time	T _{DH} ≤T _{MCCH1}	ns
T _V	SPI serial Flash PROM data clock-to-output time	$T_{V} \le T_{MCCLn} - T_{DCC}$	ns
f _C or f _R	Maximum SPI serial Flash PROM clock frequency (also depends on specific read command used)	$f_C \ge \frac{1}{T_{CCLKn(min)}}$	MHz

^{1.} These requirements are for successful FPGA configuration in SPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.

^{2.} Subtract additional printed circuit board routing delay as required by the application.



Byte Peripheral Interface Configuration Timing

Table 42: Timing for BPI Configuration Mode

Symbol	Description		Minimum	Maximum	Units
T _{CCLK1}	Initial CCLK clock period		(s	ee Table 34)	
T _{CCLKn}	CCLK clock period after FPGA loads ConfigRate sett	ing	(s	ee Table 34)	
T _{MINIT}	Setup time on CSI_B, RDWR_B, and M[2:0] mode piredge of INIT_B	50	-	ns	
T _{INITM}	Hold time on CSI_B, RDWR_B, and M[2:0] mode pins after the rising edge of INIT_B			-	ns
T _{INITADDR}	Minimum period of initial A[23:0] address cycle; LDC[2:0] and HDC are asserted and valid	5	5	T _{CCLK1} cycles	
		2	2		
T _{CCO}	Address A[23:0] outputs valid after CCLK falling edge	S	ee Table 38		
T _{DCC}	Setup time on D[7:0] data inputs before CCLK rising of	S	ee Table 38		
T _{CCD}	Hold time on D[7:0] data inputs after CCLK rising edg	je	S	ee Table 38	

Table 43: Configuration Timing Requirements for Attached Parallel NOR Flash

Symbol	Description Requirement		Units
T _{CE} (t _{ELQV})	Parallel NOR Flash PROM chip-select time	T _{CE} ≤ T _{INITADDR}	ns
T _{OE} (t _{GLQV})	Parallel NOR Flash PROM output-enable time	T _{OE} ≤ T _{INITADDR}	ns
T _{ACC} (t _{AVQV})	Parallel NOR Flash PROM read access time	$T_{ACC} \le 0.5T_{CCLKn(min)} - T_{CCO} - T_{DCC} - PCB$	ns
T _{BYTE} (t _{FLQV,} t _{FHQV})	For x8/x16 PROMs only: BYTE# to output valid time ⁽³⁾	T _{BYTE} ≤ T _{INITADDR}	ns

- 1. These requirements are for successful FPGA configuration in BPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.
- 2. Subtract additional printed circuit board routing delay as required by the application.
- 3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's HSWAP pin is High or Low.



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
08/31/07	1.0	Initial Xilinx release.
01/20/09	1.1	 Updated "Key Feature Differences from Commercial XC Devices." Updated T_{ACC} requirement in Table 43. Updated description of T_{DCC} and T_{CCD} in Table 42. Removed Table 45: MultiBoot Trigger Timing.
09/09/09	2.0	 Added package sizes to Table 2, page 4. Removed Genealogy Viewer Link from "Package Marking," page 5. Updated data and notes for Table 6, page 8. Updated test conditions for R_{PU} and maximum value for C_{IN} in Table 7, page 8. Updated notes for Table 8, page 9. Updated Max V_{CCO} for LVTTL and LVCMOS33, removed PCIX data, updated V_{IL} Max for LVCMOS18, LVCMOS15, and LVCMOS12, updated V_{IH} Min for LVCMOS12, and added note 6 in Table 9, page 11. Removed PCIX data, revised note 2, and added note 4 in Table 10, page 12. Updated figure description of Figure 5, page 14. Added note 4 to Table 13, page 14. Removed PC166_3 and PCIX adjustment values from Table 17, page 17. Deleted Table 18 (duplicate of Table 17, page 17). Subsequent tables renumbered. Removed PCIX data Table 18, page 18. Removed PCIX data Table 18, page 18. Removed PCIX data and removed V_{REF} values for DIFF_HSTL_I_18, DIFF_HSTL_III_18, DIFF_SSTL18_I, and DIFF_SSTL2_I from Table 19, page 19. Updated T_{DICK} minimum setup time in Table 20, page 20. Updated notes, references to notes, and revised the maximum clock-to-output times for T_{MSCKP_P} Table 24, page 22. Added "Spread Spectrum," page 24. Updated note 3 in Table 26, page 25. Added note 4 Table 28, page 26. Updated notes, references to notes, and CLKOUT_PER_JITT_FX data in Table 29, page 27. Updated MAX_STEPS data in Table 31, page 28. Updated ConfigRate Setting for T_{CCLK1} to indicate 1 is the default value in Table 34, page 30. Updated ConfigRate Setting for F_{CCLK1} to indicate 1 is the default value in Table 35, page 30.

Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS.