



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	1164
Number of Logic Elements/Cells	10476
Total RAM Bits	368640
Number of I/O	190
Number of Gates	500000
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/xillinx/xa3s500e-4ftg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Key Feature Differences from Commercial XC Devices**

- AEC-Q100 device qualification and full production part approval process (PPAP) documentation support available in both extended temperature I- and Q-Grades
- Guaranteed to meet full electrical specification over the T<sub>J</sub> = -40°C to +125°C temperature range (Q-Grade)
- XA Spartan-3E devices are available in the -4 speed grade only.
- PCI-66 is not supported in the XA Spartan-3E FPGA product line.
- The readback feature is not supported in the XA

Spartan-3E FPGA product line.

- XA Spartan-3E devices are available in Step 1 only.
- JTAG configuration frequency reduced from 30 MHz to 25 MHz.
- Platform Flash is not supported within the XA family.
- XA Spartan-3E devices are available in Pb-free packaging only.
- MultiBoot is not supported in XA versions of this product.
- The XA Spartan-3E device must be power cycled prior to reconfiguration.

Table 1: Summary of XA Spartan-3E FPGA Attributes

		Equivalent	CLB Array (One CLB = Four Slices)			es)		Block				Maximum
Device	System Gates	Logic Cells	Rows	Columns	Total CLBs	Total Slices	Distributed RAM bits <sup>(1)</sup>	RAM bits <sup>(1)</sup>	Dedicated Multipliers	DCMs	Maximum User I/O	Differential I/O Pairs
XA3S100E	100K	2,160	22	16	240	960	15K	72K	4	2	108	40
XA3S250E	250K	5,508	34	26	612	2,448	38K	216K	12	4	172	68
XA3S500E	500K	10,476	46	34	1,164	4,656	73K	360K	20	4	190	77
XA3S1200E	1200K	19,512	60	46	2,168	8,672	136K	504K	28	8	304	124
XA3S1600E	1600K	33,192	76	58	3,688	14,752	231K	648K	36	8	376	156

#### Notes:

### **Architectural Overview**

The XA Spartan-3E family architecture consists of five fundamental programmable functional elements:

- Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Supports a variety of signal standards, including four high-performance differential standards. Double Data-Rate (DDR) registers are included.
- Block RAM provides data storage in the form of 18-Kbit dual-port blocks.
- Multiplier Blocks accept two 18-bit binary numbers as inputs and calculate the product.

 Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A ring of IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XA3S100E, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XA3S100E has only one DCM at the top and bottom, while the XA3S1200E and XA3S1600E add two DCMs in the middle of the left and right sides.

The XA Spartan-3E family features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.

<sup>1.</sup> By convention, one Kb is equivalent to 1,024 bits.



# **Package Marking**

Figure 2 provides a top marking example for XA Spartan-3E FPGAs in the quad-flat packages. Figure 3 shows the top marking for XA Spartan-3E FPGAs in BGA packages except the 132-ball chip-scale package (CPG132). The markings for the BGA packages are nearly identical to those

for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator. Figure 4 shows the top marking for XA Spartan-3E FPGAs in the CPG132 package.

Note: No marking is shown for stepping.




Figure 2: XA Spartan-3E FPGA QFP Package Marking Example




Figure 3: XA Spartan-3E FPGA BGA Package Marking Example




Figure 4: XA Spartan-3E FPGA CPG132 Package Marking Example



### **DC Specifications**

Table 6: General Recommended Operating Conditions

Symbol	Descriptio	n	Min	Nominal	Max	Units
TJ	Junction temperature	I-Grade	-40	25	100	°C
		Q-Grade	-40	25	125	°C
V <sub>CCINT</sub>	Internal supply voltage		1.140	1.200	1.260	V
V <sub>CCO</sub> <sup>(1)</sup>	Output driver supply voltage	1.100	-	3.465	V	
V <sub>CCAUX</sub>	Auxiliary supply voltage		2.375	2.500	2.625	V
ΔV <sub>CCAUX</sub> <sup>(2)</sup>	Voltage variance on V <sub>CCAUX</sub> whe	en using a DCM	-	-	10	mV/ms
V <sub>IN</sub> (3,4,5,6)	Input voltage extremes to avoid turning on I/O protection diodes	I/O, Input-only, and Dual-Purpose pins <sup>(3)</sup>	-0.5	_	V <sub>CCO</sub> + 0.5	V
		Dedicated pins <sup>(4)</sup>	-0.5	_	V <sub>CCAUX</sub> + 0.5	V
T <sub>IN</sub>	Input signal transition time <sup>(7)</sup>		_	_	500	ns

#### Notes:

- This V<sub>CCO</sub> range spans the lowest and highest operating voltages for all supported I/O standards. Table 9 lists the recommended V<sub>CCO</sub> range specific to each of the single-ended I/O standards, and Table 11 lists that specific to the differential standards.
- 2. Only during DCM operation is it recommended that the rate of change of V<sub>CCAUX</sub> not exceed 10 mV/ms.
- Each of the User I/O and Dual-Purpose pins is associated with one of the four banks' V<sub>CCO</sub> rails. Meeting the V<sub>IN</sub> limit ensures that the
  internal diode junctions that exist between these pins and their associated V<sub>CCO</sub> and GND rails do not turn on. See Absolute Maximum
  Ratings in DS312).
- 4. All Dedicated pins (PROG\_B, DONE, TCK, TDI, TDO, and TMS) draw power from the V<sub>CCAUX</sub> rail (2.5V). Meeting the V<sub>IN</sub> max limit ensures that the internal diode junctions that exist between each of these pins and the V<sub>CCAUX</sub> and GND rails do not turn on.
- 5. Input voltages outside the recommended range is permissible provided that the I<sub>IK</sub> input clamp diode rating is met and no more than 100 pins exceed the range simultaneously. See Absolute Maximum Ratings in <u>DS312</u>).
- 6. See XAPP459, "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins."
- 7. Measured between 10% and 90% V<sub>CCO</sub>. Follow Signal Integrity recommendations.

#### General DC Characteristics for I/O Pins

Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins

Symbol	Description	Test Conditions	Min	Тур	Max	Units
ΙL	Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins	Driver is in a high-impedance state, $V_{IN} = 0V$ or $V_{CCO}$ max, sample-tested	-10	-	+10	μА
I <sub>RPU</sub> <sup>(2)</sup>	Current through pull-up resistor at	$V_{IN} = 0V, V_{CCO} = 3.3V$	-0.36	-	-1.24	mA
	User I/O, Dual-Purpose, Input-only, and Dedicated pins	V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 2.5V	-0.22	-	-0.80	mA
	·	V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.8V	-0.10	-	+10	mA
		V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.5V	-0.06	-	-0.27	mA
		$V_{IN} = 0V, V_{CCO} = 1.2V$			-0.22	mA
R <sub>PU</sub> <sup>(2)</sup>	Equivalent pull-up resistor value at	$V_{IN} = 0V$ , $V_{CCO} = 3.0V$ to $3.465V$	2.4	-	10.8	kΩ
	User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I <sub>RPU</sub>	V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 2.3V to 2.7V	2.7	-	0.27 0.22 - 10.8	kΩ
	per Note 2)	V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.7V to 1.9V	4.3	-	20.2	kΩ
		V <sub>IN</sub> = 0V, V <sub>CCO</sub> =1.4V to 1.6V	5.0	-	25.9	kΩ
		$V_{IN} = 0V$ , $V_{CCO} = 1.14V$ to 1.26V	5.5	1	32.0	kΩ



Table 7: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins (Continued)

Symbol	Description	Test Conditions	Min	Тур	Max	Units
I <sub>RPD</sub> <sup>(2)</sup>	Current through pull-down resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins	$V_{IN} = V_{CCO}$	0.10	-	0.75	mA
R <sub>PD</sub> <sup>(2)</sup>	Equivalent pull-down resistor value at	$V_{IN} = V_{CCO} = 3.0V \text{ to } 3.45V$	4.0	_	34.5	kΩ
	User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I <sub>BPD</sub>	$V_{IN} = V_{CCO} = 2.3V \text{ to } 2.7V$	3.0	_	27.0	kΩ
	per Note 2)	$V_{IN} = V_{CCO} = 1.7V \text{ to } 1.9V$	2.3	_	- 27.0 - 19.0 - 16.0 - 12.6	kΩ
		$V_{IN} = V_{CCO} = 1.4V \text{ to } 1.6V$	1.8	_	16.0	kΩ
		$V_{IN} = V_{CCO} = 1.14V \text{ to } 1.26V$	1.5	_	0.75 34.5 27.0 19.0 16.0 12.6	kΩ
I <sub>REF</sub>	V <sub>REF</sub> current per pin	All V <sub>CCO</sub> levels	-10	_	+10	μΑ
C <sub>IN</sub>	Input capacitance	-	_	_	10	pF
R <sub>DT</sub>	Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs.	$V_{OCM}$ Min $\leq V_{ICM} \leq V_{OCM}$ Max $V_{OD}$ Min $\leq V_{ID} \leq V_{OD}$ Max $V_{CCO} = 2.5V$	_	120	_	Ω

- 1. The numbers in this table are based on the conditions set forth in Table 6.
- 2. This parameter is based on characterization. The pull-up resistance  $R_{PU} = V_{CCO} / I_{RPU}$ . The pull-down resistance  $R_{PD} = V_{IN} / I_{RPD}$ .

Table 8: Quiescent Supply Current Characteristics

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub>	XA3S100E	36	58	mA
	supply current	XA3S250E	104	158	mA
		XA3S500E	145	300	mA
		XA3S1200E	324	500	mA
		XA3S1600E	457	750	mA
Iccoq	Quiescent V <sub>CCO</sub>	XA3S100E	1.5	2.0	mA
	supply current	XA3S250E	1.5	3.0	mA
		XA3S500E	1.5	3.0	mA
		XA3S1200E	2.5	4.0	mA
		XA3S1600E	2.5	4.0	mA



Table 8: Quiescent Supply Current Characteristics (Continued)

Symbol	Description	Device	I-Grade Maximum	Q-Grade Maximum	Units		
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub>	XA3S100E	13	22	mA		
	supply current	supply current	supply current	XA3S250E	26	43	mA
		XA3S500E	34	63	mA		
		XA3S1200E	59	100	mA		
		XA3S1600E	86	150	mA		

- 1. The numbers in this table are based on the conditions set forth in Table 6.
- Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. Typical values are characterized using typical devices at room temperature (T<sub>J</sub> of 25°C at V<sub>CCINT</sub> = 1.2 V, V<sub>CCO</sub> = 3.3V, and V<sub>CCAUX</sub> = 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limits with V<sub>CCINT</sub> = 1.26V, V<sub>CCO</sub> = 3.465V, and V<sub>CCAUX</sub> = 2.625V. The FPGA is programmed with a "blank" configuration data file (i.e., a design with no functional elements instantiated). For conditions other than those described above, (e.g., a design including functional elements), measured quiescent current levels may be different than the values in the table. For more accurate estimates for a specific design, use the Xilinx XPower tools.
- 3. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The <a href="Spartan-3E XPower Estimator">Spartan-3E XPower Estimator</a> provides quick, approximate, typical estimates, and does not require a netlist of the design. b) XPower <a href="Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.">Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.</a>
- 4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.



Table 14: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

			IFD_ DELAY		-4 Speed Grade	
Symbol	Description	Conditions	VALUE=	Device	Min	Units
Setup Times	3					
T <sub>PSDCM</sub>	When writing to the Input Flip-Flop	LVCMOS25 <sup>(2)</sup> ,	0	XA3S100E	2.98	ns
	(IFF), the time from the setup of data at the Input pin to the active	IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup>		XA3S250E	2.59	ns
	transition at a Global Clock pin.	With DOWN 7		XA3S500E	2.59	ns
	The DCM is used. No Input Delay			XA3S1200E	2.58	ns
	is programmed.			XA3S1600E	2.59	ns
T <sub>PSFD</sub>	When writing to IFF, the time from	LVCMOS25 <sup>(2)</sup> ,	2	XA3S100E	3.58	ns
	the setup of data at the Input pin to an active transition at the Global	o IFD_DELAY_VALUE = default software setting	3	XA3S250E	3.91	ns
	Clock pin. The DCM is not used.		2	XA3S500E	4.02	ns
	The Input Delay is programmed.		5	XA3S1200E	5.52	ns
			4	XA3S1600E	4.46	ns
<b>Hold Times</b>						
T <sub>PHDCM</sub>	When writing to IFF, the time from	LVCMOS25 <sup>(3)</sup> ,	0	XA3S100E	-0.52	ns
	the active transition at the Global	IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup>		XA3S250E	0.14	ns
	Clock pin to the point when data must be held at the Input pin. The	WILLI DCIVIC		XA3S500E	0.14	ns
	DCM is used. No Input Delay is			XA3S1200E	0.15	ns
	programmed.			XA3S1600E	0.14	ns
T <sub>PHFD</sub>	When writing to IFF, the time from	LVCMOS25 <sup>(3)</sup> ,	2	XA3S100E	-0.24	ns
	the active transition at the Global Clock pin to the point when data	IFD_DELAY_VALUE = default software setting	3	XA3S250E	-0.32	ns
	must be held at the Input pin. The	delauit Soliware Setting	2	XA3S500E	-0.49	ns
	DCM is not used. The Input Delay		5	XA3S1200E	-0.63	ns
	is programmed.		4	XA3S1600E	-0.39	ns

- 1. The numbers in this table are tested using the methodology presented in Table 19 and are based on the operating conditions set forth in Table 6 and Table 9.
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 17. If this is true of the data Input, add the appropriate Input adjustment from the same table.
- 3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 17. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.
- 4. DCM output jitter is included in all measurements.



Table 19: Test Methods for Timing Measurement at I/Os

Signal	Standard		Inputs		Out	puts	Inputs and Outputs
•	NDARD)	V <sub>REF</sub> (V)	V <sub>L</sub> (V)	V <sub>H</sub> (V)	$R_T$ ( $\Omega$ )	V <sub>T</sub> (V)	V <sub>M</sub> (V)
Single-Ende	ed						
LVTTL		-	0	3.3	1M	0	1.4
LVCMOS33		-	0	3.3	1M	0	1.65
LVCMOS25		-	0	2.5	1M	0	1.25
LVCMOS18		-	0	1.8	1M	0	0.9
LVCMOS15		-	0	1.5	1M	0	0.75
LVCMOS12		-	0	1.2	1M	0	0.6
PCl33_3	Rising	-	Note 3	Note 3	25	0	0.94
	Falling				25	3.3	2.03
HSTL_I_18		0.9	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
HSTL_III_18		1.1	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	1.8	V <sub>REF</sub>
SSTL18_I		0.9	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
SSTL2_I		1.25	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	50	1.25	V <sub>REF</sub>
Differential							
LVDS_25		-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	50	1.2	$V_{ICM}$
BLVDS_25		-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	1M	0	V <sub>ICM</sub>
MINI_LVDS_	_25	-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	50	1.2	V <sub>ICM</sub>
LVPECL_25		-	V <sub>ICM</sub> - 0.3	V <sub>ICM</sub> + 0.3	1M	0	V <sub>ICM</sub>
RSDS_25		-	V <sub>ICM</sub> - 0.1	V <sub>ICM</sub> + 0.1	50	1.2	V <sub>ICM</sub>
DIFF_HSTL	_l_18	-	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>ICM</sub>
DIFF_HSTL	_III_18	-	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	1.8	V <sub>ICM</sub>
DIFF_SSTL	I8_I	-	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>ICM</sub>
DIFF_SSTL2	<u>2</u> _l	-	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	1.25	V <sub>ICM</sub>

- Descriptions of the relevant symbols are as follows:
  - $V_{\mbox{\scriptsize REF}}$  The reference voltage for setting the input switching threshold

  - $V_{ICM}$  The common mode input voltage  $V_M$  Voltage of measurement point on signal transition  $V_L$  Low-level test voltage at Input pin  $V_H$  High-level test voltage at Input pin

  - $R_T^{-}$  Effective termination resistance, which takes on a value of 1M $\Omega$  when no parallel termination is required
  - $V_T$  Termination voltage
- The load capacitance (C<sub>1</sub>) at the Output pin is 0 pF for all signal standards.
- According to the PCI specification.



# **Configurable Logic Block Timing**

Table 20: CLB (SLICEM) Timing

		-4 Spee	ed Grade	
Symbol	Description	Min	Max	Units
Clock-to-Outp	ut Times		-	
T <sub>CKO</sub>	When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output	-	0.60	ns
Setup Times			!	
T <sub>AS</sub>	Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB	0.52	-	ns
T <sub>DICK</sub>	Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB	1.81	-	ns
Hold Times			-	
T <sub>AH</sub>	Time from the active transition at the CLK input to the point where data is last held at the F or G input	0	-	ns
T <sub>CKDI</sub>	Time from the active transition at the CLK input to the point where data is last held at the BX or BY input	0	-	ns
Clock Timing				
T <sub>CH</sub>	The High pulse width of the CLB's CLK signal	0.80	-	ns
T <sub>CL</sub>	The Low pulse width of the CLK signal	0.80	-	ns
F <sub>TOG</sub>	Toggle frequency (for export control)	0	572	MHz
Propagation T	imes		1	
T <sub>ILO</sub>	The time it takes for data to travel from the CLB's F (G) input to the X (Y) output	-	0.76	ns
Set/Reset Puls	se Width		-1	1
T <sub>RPW_CLB</sub>	The minimum allowable pulse width, High or Low, to the CLB's SR input	1.80	-	ns

### Notes:

1. The numbers in this table are based on the operating conditions set forth in Table 6.



Table 21: CLB Distributed RAM Switching Characteristics

		-	-4 Min Max	
Symbol	Description	Min	Max	Units
Clock-to-Output	t Times			
T <sub>SHCKO</sub>	Time from the active edge at the CLK input to data appearing on the distributed RAM output	-	2.35	ns
Setup Times				
T <sub>DS</sub>	Setup time of data at the BX or BY input before the active transition at the CLK input of the distributed RAM	0.46	-	ns
T <sub>AS</sub>	Setup time of the F/G address inputs before the active transition at the CLK input of the distributed RAM	0.52	-	ns
T <sub>WS</sub>	Setup time of the write enable input before the active transition at the CLK input of the distributed RAM	0.40	-	ns
Hold Times			<u> </u>	
T <sub>DH</sub>	Hold time of the BX, BY data inputs after the active transition at the CLK input of the distributed RAM	0.15	-	ns
T <sub>AH</sub> , T <sub>WH</sub>	Hold time of the F/G address inputs or the write enable input after the active transition at the CLK input of the distributed RAM	0	-	ns
Clock Pulse Wid	dth			
T <sub>WPH</sub> , T <sub>WPL</sub>	Minimum High or Low pulse width at CLK input	1.01	-	ns

Table 22: CLB Shift Register Switching Characteristics

		-	4	
Symbol	Description	Min	Max	Units
Clock-to-Outpu	t Times			
T <sub>REG</sub>	Time from the active edge at the CLK input to data appearing on the shift register output	-	4.16	ns
Setup Times				
T <sub>SRLDS</sub>	Setup time of data at the BX or BY input before the active transition at the CLK input of the shift register	0.46	-	ns
Hold Times		*		
T <sub>SRLDH</sub>	Hold time of the BX or BY data input after the active transition at the CLK input of the shift register	0.16	-	ns
Clock Pulse Wi	dth	•		
T <sub>WPH</sub> , T <sub>WPL</sub>	Minimum High or Low pulse width at CLK input	1.01	-	ns



# **Clock Buffer/Multiplexer Switching Characteristics**

Table 23: Clock Distribution Switching Characteristics

		Maximum	
Description	Symbol	-4 Speed Grade	Units
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output delay	T <sub>GIO</sub>	1.46	ns
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1 inputs. Same as BUFGCE enable CE-input	T <sub>GSI</sub>	0.63	ns
Frequency of signals distributed on global buffers (all sides)	F <sub>BUFG</sub>	311	MHz

# 18 x 18 Embedded Multiplier Timing

Table 24: 18 x 18 Embedded Multiplier Timing

		-4 Spee			
Symbol	Description	Min	Max	Units	
Combinatoria	al Delay		1		
T <sub>MULT</sub>	Combinatorial multiplier propagation delay from the A and B inputs to the P outputs, assuming 18-bit inputs and a 36-bit product (AREG, BREG, and PREG registers unused)	-	4.88 <sup>(1)</sup>	ns	
Clock-to-Out	put Times			II.	
T <sub>MSCKP_P</sub>	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using the PREG register <sup>(2)</sup>	-	1.10	ns	
T <sub>MSCKP_A</sub> T <sub>MSCKP_B</sub>	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using either the AREG or BREG register <sup>(3)</sup>	-	4.97	ns	
Setup Times	'		1		
T <sub>MSDCK_P</sub>	Data setup time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) <sup>(2)</sup>	3.98	-	ns	
T <sub>MSDCK_A</sub>	Data setup time at the A input before the active transition at the CLK when using the AREG input register <sup>(3)</sup>	0.23	-	ns	
T <sub>MSDCK_B</sub>	Data setup time at the B input before the active transition at the CLK when using the BREG input register <sup>(3)</sup>	0.39	-	ns	
<b>Hold Times</b>				1	
T <sub>MSCKD_P</sub>	Data hold time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) <sup>(2)</sup>	-0.97			
T <sub>MSCKD_A</sub>	Data hold time at the A input before the active transition at the CLK when using the AREG input register <sup>(3)</sup>	0.04			
T <sub>MSCKD_B</sub>	Data hold time at the B input before the active transition at the CLK when using the BREG input register <sup>(3)</sup>	0.05			



Table 24: 18 x 18 Embedded Multiplier Timing (Continued)

		-4 Speed Grade			
Symbol	Description	Min	Max	Units	
Clock Frequency					
F <sub>MULT</sub>	Internal operating frequency for a two-stage 18x18 multiplier using the AREG and BREG input registers and the PREG output register <sup>(1)</sup>	0	240	MHz	

- 1. Combinatorial delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.
- 2. The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.
- 3. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.

# **Block RAM Timing**

Table 25: Block RAM Timing

Symbol	Description	Min	Max	Units
Clock-to-Out	put Times			
T <sub>BCKO</sub>	When reading from block RAM, the delay from the active transition at the CLK input to data appearing at the DOUT output	-	2.82	ns
Setup Times			l	l
T <sub>BACK</sub>	Setup time for the ADDR inputs before the active transition at the CLK input of the block RAM  Setup time for data at the DIN inputs before the active transition at		-	ns
T <sub>BDCK</sub>	Setup time for data at the DIN inputs before the active transition at the CLK input of the block RAM	0.23	-	ns
T <sub>BECK</sub>	Setup time for the EN input before the active transition at the CLK input of the block RAM	0.77	-	ns
T <sub>BWCK</sub>	Setup time for the WE input before the active transition at the CLK input of the block RAM	1.26	-	ns
<b>Hold Times</b>				1
T <sub>BCKA</sub>	Hold time on the ADDR inputs after the active transition at the CLK input	0.14	-	ns
T <sub>BCKD</sub>	Hold time on the DIN inputs after the active transition at the CLK input	0.13 -		ns
T <sub>BCKE</sub>	Hold time on the EN input after the active transition at the CLK input	0	-	ns
T <sub>BCKW</sub>	Hold time on the WE input after the active transition at the CLK input	0	-	ns



### **Delay-Locked Loop**

Table 26: Recommended Operating Conditions for the DLL

	Symbol	Symbol Description		Min	Max	Units
Input Fr	equency Ranges			:	<del>:</del>	
F <sub>CLKIN</sub>	CLKIN_FREQ_DLL	Frequency of the CLKIN clock in	nput	5(2)	240 <sup>(3)</sup>	MHz
Input Pu	ulse Requirements					
CLKIN_PULSE	CLKIN pulse width as a	F <sub>CLKIN</sub> ≤ 150 MHz	40%	60%	-	
		percentage of the CLKIN period	F <sub>CLKIN</sub> > 150 MHz	45%	55%	_
Input CI	lock Jitter Tolerance and	d Delay Path Variation <sup>(4)</sup>		1	1	
CLKIN_0	CYC_JITT_DLL_LF	Cycle-to-cycle jitter at the	F <sub>CLKIN</sub> ≤ 150 MHz	-	±300	ps
CLKIN_0	CYC_JITT_DLL_HF	CLKIN input	F <sub>CLKIN</sub> > 150 MHz	-	±150	ps
CLKIN_I	PER_JITT_DLL	Period jitter at the CLKIN input	Period jitter at the CLKIN input		±1	ns
CLKFB_	DELAY_VAR_EXT	Allowable variation of off-chip fee the CLKFB input	Allowable variation of off-chip feedback delay from the DCM output to the CLKFB input		±1	ns

- 1. DLL specifications apply when any of the DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.
- 2. The DFS, when operating independently of the DLL, supports lower FCLKIN frequencies. See Table 28.
- To support double the maximum effective FCLKIN limit, set the CLKIN\_DIVIDE\_BY\_2 attribute to TRUE. This attribute divides the incoming clock frequency by two as it enters the DCM. The CLK2X output reproduces the clock frequency provided on the CLKIN input.
- 4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.

Table 27: Switching Characteristics for the DLL

		-4 Spe	ed Grade		
Symbol	Description	Min	Max	Units	
Output Frequency Ranges					
CLKOUT_FREQ_CLK0	Frequency for the CLK0 and CLK180 outputs	5	240	MHz	
CLKOUT_FREQ_CLK90	Frequency for the CLK90 and CLK270 outputs	5	200	MHz	
CLKOUT_FREQ_2X	Frequency for the CLK2X and CLK2X180 outputs	10	311	MHz	
CLKOUT_FREQ_DV	Frequency for the CLKDV output	0.3125	160	MHz	
Output Clock Jitter(2,3,4)		I			
CLKOUT_PER_JITT_0	Period jitter at the CLK0 output	-	±100	ps	
CLKOUT_PER_JITT_90	Period jitter at the CLK90 output	-	±150	ps	
CLKOUT_PER_JITT_180	Period jitter at the CLK180 output	-	±150	ps	
CLKOUT_PER_JITT_270	Period jitter at the CLK270 output	-	±150	ps	
CLKOUT_PER_JITT_2X	Period jitter at the CLK2X and CLK2X180 outputs	-	±[1% of CLKIN period + 150]	ps	
CLKOUT_PER_JITT_DV1	Period jitter at the CLKDV output when performing integer division	-	±150	ps	
CLKOUT_PER_JITT_DV2	Period jitter at the CLKDV output when performing non-integer division	-	±[1% of CLKIN period + 200]	ps	



Table 31: Switching Characteristics for the PS in Variable Phase Mode

Symbol	Symbol Description				
Phase Shifting Range					
MAX_STEPS <sup>(2)</sup>	Maximum allowed number of DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN	CLKIN < 60 MHz	±[INTEGER(10 • (T <sub>CLKIN</sub> − 3 ns))]	steps	
	clock period in ns. If using CLKIN_DIVIDE_BY_2 = TRUE, double the clock effective clock period.	CLKIN <u>&gt;</u> 60 MHz	±[INTEGER(15 • (T <sub>CLKIN</sub> − 3 ns))]	steps	
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable phase shifting	±[MAX_STEPS ◆ DCM_DELAY_STEP_MIN]		ns	
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable phase shifting	±[MAX_STEPS ◆ DCM_DELAY_STEP_MAX]		ns	

- 1. The numbers in this table are based on the operating conditions set forth in Table 6 and Table 30.
- 2. The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM is has no initial fixed phase shifting, i.e., the PHASE\_SHIFT attribute is set to 0.
- 3. The DCM\_DELAY\_STEP values are provided at the bottom of Table 27.

### Miscellaneous DCM Timing

Table 32: Miscellaneous DCM Timing

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN <sup>(1)</sup>	Minimum duration of a RST pulse width	3	-	CLKIN cycles
DCM_RST_PW_MAX <sup>(2)</sup>	_RST_PW_MAX <sup>(2)</sup> Maximum duration of a RST pulse width		N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME <sup>(3)</sup>	CM_CONFIG_LAG_TIME <sup>(3)</sup> Maximum duration from V <sub>CCINT</sub> applied to FPGA configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL		N/A	minutes
			N/A	minutes

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV). The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.
- 2. This specification is equivalent to the Virtex-4 DCM\_RESET specification. This specification does not apply for Spartan-3E FPGAs.
- 3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3E FPGAs.



# **Configuration and JTAG Timing**

Table 33: Power-On Timing and the Beginning of Configuration

			-4 Spee	d Grade	
Symbol	Description	Device	Min	Max	Units
T <sub>POR</sub> <sup>(2)</sup>	The time from the application of $V_{CCINT}$ , $V_{CCAUX}$ , and $V_{CCO}$	XA3S100E	-	5	ms
	Bank 2 supply voltage ramps (whichever occurs last) to the	XA3S250E	-	5	ms
	rising transition of the INIT_B pin	XA3S500E	-	5	ms
		XA3S1200E	-	5	ms
		XA3S1600E	-	7	ms
T <sub>PROG</sub>	The width of the low-going pulse on the PROG_B pin	All	0.5	-	μs
T <sub>PL</sub> <sup>(2)</sup>	The time from the rising edge of the PROG_B pin to the rising transition on the INIT_B pin	XA3S100E	-	0.5	ms
		XA3S250E	-	0.5	ms
		XA3S500E	-	1	ms
		XA3S1200E	-	2	ms
		XA3S1600E	-	2	ms
T <sub>INIT</sub>	Minimum Low pulse width on INIT_B output	All	250	-	ns
T <sub>ICCK</sub> <sup>(3)</sup>	The time from the rising edge of the INIT_B pin to the generation of the configuration clock signal at the CCLK output pin	All	0.5	4.0	μs

The numbers in this table are based on the operating conditions set forth in Table 6. This means power must be applied to all V<sub>CCINT</sub>, V<sub>CCO</sub>, and V<sub>CCAUX</sub> lines.

<sup>2.</sup> Power-on reset and the clearing of configuration memory occurs during this period.

<sup>3.</sup> This specification applies only to the Master Serial, SPI, BPI-Up, and BPI-Down modes.



# Configuration Clock (CCLK) Characteristics

Table 34: Master Mode CCLK Output Period by ConfigRate Option Setting

Symbol	Description	ConfigRate Setting	Temperature Range	Minimum	Maximum	Units
T <sub>CCLK1</sub>	CCLK clock period by ConfigRate setting	1 (power-on value and default value)	I-Grade Q-Grade	485	1,250	ns
T <sub>CCLK3</sub>		3	I-Grade Q-Grade	242	625	ns
T <sub>CCLK6</sub>		6	I-Grade Q-Grade	121	313	ns
T <sub>CCLK12</sub>		12	I-Grade Q-Grade	60.6	157	ns
T <sub>CCLK25</sub>		25	I-Grade Q-Grade	30.3	78.2	ns
T <sub>CCLK50</sub>		50	I-Grade Q-Grade	15.1	39.1	ns

#### Notes:

Table 35: Master Mode CCLK Output Frequency by ConfigRate Option Setting

Symbol	Description	ConfigRate Setting	Temperature Range	Minimum	Maximum	Units
F <sub>CCLK1</sub>	Equivalent CCLK clock frequency by <b>ConfigRate</b> setting	1 (power-on value and default value)	I-Grade Q-Grade	0.8	2.1	MHz
F <sub>CCLK3</sub>		3	I-Grade Q-Grade	1.6	4.2	MHz
F <sub>CCLK6</sub>		6	I-Grade Q-Grade	3.2	8.3	MHz
F <sub>CCLK12</sub>		12	I-Grade Q-Grade	6.4	16.5	MHz
F <sub>CCLK25</sub>		25	I-Grade Q-Grade	12.8	33.0	MHz
F <sub>CCLK50</sub>		50	I-Grade Q-Grade	25.6	66.0	MHz

### Table 36: Master Mode CCLK Output Minimum Low and High Time

Symbol	Description		ConfigRate Setting					Units	
			1	3	6	12	25	50	Units
T <sub>MCCL</sub> , T <sub>MCCH</sub>	Master mode CCLK minimum Low and High time	I-Grade Q-Grade	235	117	58	29.3	14.5	7.3	ns

### Table 37: Slave Mode CCLK Input Low and High Time

Symbol	Description	Min	Max	Units
T <sub>SCCL,</sub> T <sub>SCCH</sub>	CCLK Low and High time	5	∞	ns

<sup>1.</sup> Set the *ConfigRate* option value when generating a configuration bitstream. See Bitstream Generator (BitGen) Options in DS312, Module 2.



# Master Serial and Slave Serial Mode Timing

Table 38: Timing for the Master Serial and Slave Serial Configuration Modes

				-4 Speed Grade		
Symbol	Descri	ption	Slave/ Master	Min	Max	Units
Clock-to-0	Output Times					
T <sub>CCO</sub>	The time from the falling transition on the CCLK pin to data appearing at the DOUT pin		Both	1.5	10.0	ns
Setup Tim	es					
T <sub>DCC</sub>	The time from the setup of data at the DIN pin to the active edge of the CCLK pin		Both	11.0	-	ns
Hold Time	es		1			
T <sub>CCD</sub>	The time from the active edge of the CCLK pin to the point when data is last held at the DIN pin		Both	0	-	ns
Clock Tim	ing					
T <sub>CCH</sub>	CCH High pulse width at the CCLK input pin		Master	See Table 36		
			Slave	See Table 37		
T <sub>CCL</sub>	Low pulse width at the CCLK input pin		Master	See Table 36		
			Slave	Se	e Table 37	,
F <sub>CCSER</sub>	Frequency of the clock signal at	No bitstream compression	Slave	0	66 <sup>(2)</sup>	MHz
the CCLK input pin		With bitstream compression		0	20	MHz

<sup>1.</sup> The numbers in this table are based on the operating conditions set forth in Table 6.

<sup>2.</sup> For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.



### Slave Parallel Mode Timing

Table 39: Timing for the Slave Parallel Configuration Mode

	Description		-4 Speed Grade			
Symbol			Min	Max	Units	
Clock-to-Ou	tput Times					
T <sub>SMCKBY</sub>	The time from the rising tra BUSY pin	nsition on the CCL	K pin to a signal transition at the	-	12.0	ns
Setup Times	S					+
T <sub>SMDCC</sub>	The time from the setup of opin	data at the D0-D7	oins to the active edge the CCLK	11.0	-	ns
T <sub>SMCSCC</sub>	Setup time on the CSI_B p	in before the activ	e edge of the CCLK pin	10.0	-	ns
T <sub>SMCCW</sub> <sup>(2)</sup>	Setup time on the RDWR_	B pin before active	e edge of the CCLK pin	23.0	-	ns
<b>Hold Times</b>				I		
T <sub>SMCCD</sub>	The time from the active ed held at the D0-D7 pins	dge of the CCLK p	in to the point when data is last	1.0	-	ns
T <sub>SMCCCS</sub>	The time from the active edge of the CCLK pin to the point when a logic level is last held at the CSO_B pin		0	-	ns	
T <sub>SMWCC</sub>	The time from the active edge of the CCLK pin to the point when a logic level is last held at the RDWR_B pin		0	-	ns	
Clock Timin	g			l	1	
T <sub>CCH</sub>	The High pulse width at the	e CCLK input pin		5	-	ns
T <sub>CCL</sub>	The Low pulse width at the CCLK input pin		5	-	ns	
F <sub>CCPAR</sub>	Frequency of the clock signal at the CCLK input compression pin		Not using the BUSY pin <sup>(2)</sup>	0	50	MHz
		compression	Using the BUSY pin	0	66	MHz
	With bitstream compression		0	20	MHz	

- 1. The numbers in this table are based on the operating conditions set forth in Table 6.
- 2. In the Slave Parallel mode, it is necessary to use the BUSY pin when the CCLK frequency exceeds this maximum specification.
- 3. Some Xilinx documents refer to Parallel modes as "SelectMAP" modes.



### Serial Peripheral Interface Configuration Timing

Table 40: Timing for SPI Configuration Mode

Symbol	Description	Minimum	Maximum	Units
T <sub>CCLK1</sub>	Initial CCLK clock period	(see Table 34)		
T <sub>CCLK</sub> n	CCLK clock period after FPGA loads ConfigRate setting	(see Table 34)		
T <sub>MINIT</sub>	Setup time on VS[2:0] and M[2:0] mode pins before the rising edge of INIT_B	50	-	ns
T <sub>INITM</sub>	Hold time on VS[2:0] and M[2:0]mode pins after the rising edge of INIT_B	0	-	ns
T <sub>CCO</sub>	MOSI output valid after CCLK edge	See Table 38		
T <sub>DCC</sub>	Setup time on DIN data input before CCLK edge	See Table 38		
T <sub>CCD</sub>	Hold time on DIN data input after CCLK edge	See Table 38		

Table 41: Configuration Timing Requirements for Attached SPI Serial Flash

Symbol	Description	Requirement	Units
T <sub>CCS</sub>	SPI serial Flash PROM chip-select time	T <sub>CCS</sub> ≤ T <sub>MCCL1</sub> - T <sub>CCO</sub>	ns
T <sub>DSU</sub>	SPI serial Flash PROM data input setup time	$T_{DSU} \le T_{MCCL1} - T_{CCO}$	ns
T <sub>DH</sub>	SPI serial Flash PROM data input hold time	T <sub>DH</sub> ≤T <sub>MCCH1</sub>	ns
T <sub>V</sub>	SPI serial Flash PROM data clock-to-output time	$T_V \le T_{MCCLn} - T_{DCC}$	ns
f <sub>C</sub> or f <sub>R</sub>	Maximum SPI serial Flash PROM clock frequency (also depends on specific read command used)	$f_C \ge \frac{1}{T_{CCLKn(min)}}$	MHz

<sup>1.</sup> These requirements are for successful FPGA configuration in SPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.

<sup>2.</sup> Subtract additional printed circuit board routing delay as required by the application.



### Byte Peripheral Interface Configuration Timing

Table 42: Timing for BPI Configuration Mode

Symbol	Description		Minimum	Maximum	Units
T <sub>CCLK1</sub>	Initial CCLK clock period		(see Table 34)		
T <sub>CCLKn</sub>	CCLK clock period after FPGA loads ConfigRate setting		(see Table 34)		
T <sub>MINIT</sub>	Setup time on CSI_B, RDWR_B, and M[2:0] mode pins before the rising edge of INIT_B		50	-	ns
T <sub>INITM</sub>	Hold time on CSI_B, RDWR_B, and M[2:0] mode pins after the rising edge of INIT_B		0	-	ns
T <sub>INITADDR</sub>	Minimum period of initial A[23:0] address cycle; LDC[2:0] and HDC are asserted and valid M[2:0]=<0:1:0>)		5	5	T <sub>CCLK1</sub> cycles
		2	2		
T <sub>CCO</sub>	Address A[23:0] outputs valid after CCLK falling edge		S	ee Table 38	
T <sub>DCC</sub>	Setup time on D[7:0] data inputs before CCLK rising edge		S	ee Table 38	
T <sub>CCD</sub>	Hold time on D[7:0] data inputs after CCLK rising edg	je	See Table 38		

### Table 43: Configuration Timing Requirements for Attached Parallel NOR Flash

Symbol	Description	Requirement	Units
T <sub>CE</sub> (t <sub>ELQV</sub> )	Parallel NOR Flash PROM chip-select time	T <sub>CE</sub> ≤ T <sub>INITADDR</sub>	ns
T <sub>OE</sub> (t <sub>GLQV</sub> )	Parallel NOR Flash PROM output-enable time	T <sub>OE</sub> ≤ T <sub>INITADDR</sub>	ns
T <sub>ACC</sub> (t <sub>AVQV</sub> )	Parallel NOR Flash PROM read access time	$T_{ACC} \le 0.5T_{CCLKn(min)} - T_{CCO} - T_{DCC} - PCB$	ns
T <sub>BYTE</sub> (t <sub>FLQV,</sub> t <sub>FHQV</sub> )	For x8/x16 PROMs only: BYTE# to output valid time <sup>(3)</sup>	T <sub>BYTE</sub> ≤ T <sub>INITADDR</sub>	ns

- 1. These requirements are for successful FPGA configuration in BPI mode, where the FPGA provides the CCLK frequency. The post configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.
- 2. Subtract additional printed circuit board routing delay as required by the application.
- 3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's HSWAP pin is High or Low.



# IEEE 1149.1/1553 JTAG Test Access Port Timing

Table 44: Timing for the JTAG Test Access Port

		-4 Speed Grade			
Symbol	Description	Min	Max	Units	
Clock-to-Outp	ut Times				
T <sub>TCKTDO</sub>	The time from the falling transition on the TCK pin to data appearing at the TDO pin	1.0	11.0	ns	
Setup Times				1	
T <sub>TDITCK</sub>	The time from the setup of data at the TDI pin to the rising transition at the TCK pin	7.0	-	ns	
T <sub>TMSTCK</sub>	The time from the setup of a logic level at the TMS pin to the rising transition at the TCK pin	7.0	-	ns	
<b>Hold Times</b>				•	
T <sub>TCKTDI</sub>	The time from the rising transition at the TCK pin to the point when data is last held at the TDI pin	0	-	ns	
T <sub>TCKTMS</sub>	The time from the rising transition at the TCK pin to the point when a logic level is last held at the TMS pin	0	-	ns	
Clock Timing					
T <sub>CCH</sub>	The High pulse width at the TCK pin	5	-	ns	
T <sub>CCL</sub>	The Low pulse width at the TCK pin	5	-	ns	
F <sub>TCK</sub>	Frequency of the TCK signal	-	25	MHz	

<sup>1.</sup> The numbers in this table are based on the operating conditions set forth in Table 6.