



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	7.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212ccsnfp-v2

1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2C Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2D Group.

Table 1.1 Specifications for R8C/2C Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C/Tiny series core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: <ul style="list-style-type: none"> 50 ns ($f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) 100 ns ($f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2C Group .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> Power-on reset Voltage detection 3
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> Input-only: 2 pins CMOS I/O ports: 71, selectable pull-up resistor High current drive ports: 8
Clock	Clock generation circuits	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function), XCIN clock oscillation circuit (32 kHz) <ul style="list-style-type: none"> Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> External: 5 sources, Internal: 23 sources, Software: 4 sources Priority levels: 7 levels
Watchdog Timer		15 bits \times 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits \times 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits \times 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits \times 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode
	Timer RF	16 bits \times 1 (with capture/compare register pin and compare register pin) Input capture mode, output compare mode

Table 1.2 Specifications for R8C/2C Group (2)

Item	Function	Specification
Serial Interface	UART0, UART1, UART2	Clock synchronous serial I/O/UART × 3
Clock Synchronous Serial I/O with Chip Select (SSU)	1 (shared with I ² C-bus)	
I ² C bus ⁽¹⁾	1 (shared with SSU)	
LIN Module	Hardware LIN: 1 (timer RA, UART0)	
A/D Converter	10-bit resolution × 20 channels, includes sample and hold function, with sweep mode	
D/A Converter	8-bit resolution × 2 circuits	
Flash Memory	<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 100 times • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function 	
Operating Frequency/Supply Voltage	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)	
Current consumption	12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 μA (VCC = 3.0 V, stop mode)	
Operating Ambient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) ⁽²⁾ -20 to 105°C (Y version) ⁽³⁾	
Package	80-pin LQFP Package code: PLQP0080KB-A (previous code: 80P6Q-A)	

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

Table 1.3 Specifications for R8C/2D Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C/Tiny series core <ul style="list-style-type: none"> Number of fundamental instructions: 89 Minimum instruction execution time: <ul style="list-style-type: none"> 50 ns ($f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) 100 ns ($f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) Multiplier: 16 bits \times 16 bits \rightarrow 32 bits Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/2D Group .
Power Supply Voltage Detection	Voltage detection circuit	<ul style="list-style-type: none"> Power-on reset Voltage detection 3
I/O Ports	Programmable I/O ports	<ul style="list-style-type: none"> Input-only: 2 pins CMOS I/O ports: 71, selectable pull-up resistor High current drive ports: 8
Clock	Clock generation circuits	3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function), XCIN clock oscillation circuit (32 kHz) <ul style="list-style-type: none"> Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		<ul style="list-style-type: none"> External: 5 sources, Internal: 23 sources, Software: 4 sources Priority levels: 7 levels
Watchdog Timer		15 bits \times 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits \times 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits \times 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)
	Timer RE	8 bits \times 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode
	Timer RF	16 bits \times 1 (with capture/compare register pin and compare register pin) Input capture mode, output compare mode

Table 1.4 Specifications for R8C/2D Group (2)

Item	Function	Specification
Serial Interface	UART0, UART1, UART2	Clock synchronous serial I/O/UART × 3
Clock Synchronous Serial I/O with Chip Select (SSU)		1 (shared with I ² C-bus)
I ² C bus ⁽¹⁾		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 20 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Flash Memory		<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V)
Current consumption		12 mA (VCC = 5.0 V, f(XIN) = 20 MHz) 5.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) 2.1 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) 0.65 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) ⁽²⁾ -20 to 105°C (Y version) ⁽³⁾
Package		80-pin LQFP Package code: PLQP0080KB-A (previous code: 80P6Q-A)

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D version if D version functions are to be used.
3. Please contact Renesas Technology sales offices for the Y version.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Table 4.2 SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXXX000b
004Eh			
004Fh	SSU/IIC Interrupt Control Register ⁽²⁾	SSUIC / IICIC	XXXXXX000b
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXXX000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Timer RF Interrupt Control Register	TRFIC	XXXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMP0IC	XXXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
005Fh	Capture Interrupt Control Register	CAPIC	XXXXXX000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Table 4.6 SFR Information (6)(1)

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11000000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h 00h
0147h			
0148h	Timer RD General Register A0	TRDGRA0	FFh FFh
0149h			
014Ah	Timer RD General Register B0	TRDGRB0	FFh FFh
014Bh			
014Ch	Timer RD General Register C0	TRDGRC0	FFh FFh
014Dh			
014Eh	Timer RD General Register D0	TRDGRD0	FFh FFh
014Fh			
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h 00h
0157h			
0158h	Timer RD General Register A1	TRDGRA1	FFh FFh
0159h			
015Ah	Timer RD General Register B1	TRDGRB1	FFh FFh
015Bh			
015Ch	Timer RD General Register C1	TRDGRC1	FFh FFh
015Dh			
015Eh	Timer RD General Register D1	TRDGRD1	FFh FFh
015Fh			
0160h	UART2 Transmit/Receive Mode Register	U2MR	00h
0161h	UART2 Bit Rate Register	U2BRG	X _X h
0162h	UART2 Transmit Buffer Register	U2TB	X _X h X _X h
0163h			
0164h	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
0165h	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
0166h	UART2 Receive Buffer Register	U2RB	X _X h X _X h
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

X: Undefined

NOTE:

- The blank regions are reserved. Do not access locations in these regions.

Table 4.9 SFR Information (9)⁽¹⁾

Address	Register	Symbol	After reset
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh			
020Fh			
0210h			
0211h			
0212h			
0213h			
0214h			
0215h			
0216h			
0217h			
0218h			
0219h			
021Ah			
021Bh			
021Ch			
021Dh			
021Eh			
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h			
0231h			
0232h			
0233h			
0234h			
0235h			
0236h			
0237h			
0238h			
0239h			
023Ah			
023Bh			
023Ch			
023Dh			
023Eh			
023Fh			

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.10 SFR Information (10)(1)

Address	Register	Symbol	After reset
0240h			
0241h			
0242h			
0243h			
0244h			
0245h			
0246h			
0247h			
0248h			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
0266h			
0267h			
0268h			
0269h			
026Ah			
026Bh			
026Ch			
026Dh			
026Eh			
026Fh			
0270h			
0271h			
0272h			
0273h			
0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah			
027Bh			
027Ch			
027Dh			
027Eh			
027Fh			

NOTE:

- The blank regions are reserved. Do not access locations in these regions.

Table 4.11 SFR Information (11)(1)

Address	Register	Symbol	After reset
0280h			
0281h			
0282h			
0283h			
0284h			
0285h			
0286h			
0287h			
0288h			
0289h			
028Ah			
028Bh			
028Ch			
028Dh			
028Eh			
028Fh			
0290h	Timer RF Register	TRF	00h 00h
0291h			
0292h			
0293h			
0294h			
0295h			
0296h			
0297h			
0298h			
0299h			
029Ah	Timer RF Control Register 0	TRFCR0	00h
029Bh	Timer RF Control Register 1	TRFCR1	00h
029Ch	Capture / Compare 0 Register	TRFM0	0000h ⁽²⁾ FFFFh ⁽³⁾
029Dh			
029Eh	Compare 1 Register	TRFM1	FFh FFh
029Fh			
02A0h			
02A1h			
02A2h			
02A3h			
02A4h			
02A5h			
02A6h			
02A7h			
02A8h			
02A9h			
02AAh			
02ABh			
02ACh			
02ADh			
02AEh			
02AFh			
02B0h			
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h			
02BAh			
02BBh			
02BCh			
02BDh			
02BEh			
02BFh			

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. After input capture mode.
3. After output compare mode.

Table 5.6 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	—	—	times
—	Byte program time (program/erase endurance ≤ 1,000 times)		—	50	400	μs
—	Byte program time (program/erase endurance > 1,000 times)		—	65	—	μs
—	Block erase time (program/erase endurance ≤ 1,000 times)		—	0.2	9	s
—	Block erase time (program/erase endurance > 1,000 times)		—	0.3	—	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	97+CPU clock × 6 cycles	μs
—	Interval from erase start/restart until following suspend request		650	—	—	μs
—	Interval from program start/restart until following suspend request		0	—	—	ns
—	Time from suspend until program/erase restart		—	—	3+CPU clock × 4 cycles	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		2.2	—	5.5	V
—	Program, erase temperature		—20 ⁽⁸⁾	—	85	°C
—	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	—	—	year

NOTES:


1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. -40°C for D version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.15 Timing Requirements of I²C bus Interface (1)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 ⁽²⁾	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 ⁽²⁾	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 500 ⁽²⁾	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc ⁽²⁾	ns
tBUF	SDA input bus-free time		5tCyc ⁽²⁾	—	—	ns
tSTAH	Start condition input hold time		3tCyc ⁽²⁾	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSTOP	Stop condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSDAS	Data input setup time		1tCyc + 20 ⁽²⁾	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

NOTES:

1. V_{CC} = 2.2 to 5.5 V, V_{SS} = 0 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCyc = 1/f₁(s)


**Figure 5.7 I/O Timing of I²C bus Interface**

Timing Requirements


(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.18 XIN Input, XCIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(XIN)	XIN input cycle time	50	—	ns
tWH(XIN)	XIN input "H" width	25	—	ns
tWL(XIN)	XIN input "L" width	25	—	ns
tc(XCIN)	XCIN input cycle time	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	—	μs
tWL(XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V****Table 5.19 TRAIO Input, INT1 Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	100	—	ns
tWH(TRAIO)	TRAIO input "H" width	40	—	ns
tWL(TRAIO)	TRAIO input "L" width	40	—	ns

**Figure 5.9 TRAIO Input and INT1 Input Timing Diagram when Vcc = 5 V****Table 5.20 TRFI Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TRFI)	TRFI input cycle time	400 ⁽¹⁾	—	ns
tWH(TRFI)	TRFI input "H" width	200 ⁽²⁾	—	ns
tWL(TRFI)	TRFI input "L" width	200 ⁽²⁾	—	ns

NOTES:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.


**Figure 5.10 TRFI Input Timing Diagram when Vcc = 5 V**

Table 5.23 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Except P2_0 to P2_7, XOUT	IOH = -1 mA	Vcc - 0.5	-	Vcc	V	
		P2_0 to P2_7	Drive capacity HIGH	IOH = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	IOH = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	IOH = -50 µA	Vcc - 0.5	-	Vcc	V
VOL	Output "L" voltage	Except P2_0 to P2_7, XOUT	IOL = 1 mA	-	-	0.5	V	
		P2_0 to P2_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 50 µA	-	-	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, TRFI, RXDO, RXD1, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.1	0.3	V	
		RESET			0.1	0.4	-	V
I _{IH}	Input "H" current		VI = 3 V	-	-	4.0	µA	
I _{IL}	Input "L" current		VI = 0 V	-	-	-4.0	µA	
R _{PULLUP}	Pull-up resistance		VI = 0 V	66	160	500	kΩ	
R _{XIN}	Feedback resistance	XIN		-	3.0	-	MΩ	
R _{XCIN}	Feedback resistance	XCIN		-	18	-	MΩ	
V _{RAM}	RAM hold voltage		During stop mode	1.8	-	-	V	

NOTE:


1. Vcc = 2.7 to 3.3 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Timing requirements


(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.25 XIN Input, XCIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (XIN)	XIN input cycle time	100	—	ns
t _{WH} (XIN)	XIN input "H" width	40	—	ns
t _{WL} (XIN)	XIN input "L" width	40	—	ns
t _c (XCIN)	XCIN input cycle time	14	—	μs
t _{WH} (XCIN)	XCIN input "H" width	7	—	μs
t _{WL} (XCIN)	XCIN input "L" width	7	—	μs

**Figure 5.13 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V****Table 5.26 TRAIO Input, INT1 Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TRAIO)	TRAIO input cycle time	300	—	ns
t _{WH} (TRAIO)	TRAIO input "H" width	120	—	ns
t _{WL} (TRAIO)	TRAIO input "L" width	120	—	ns

**Figure 5.14 TRAIO Input and INT1 Input Timing Diagram when Vcc = 3 V****Table 5.27 TRFI Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TRFI)	TRFI input cycle time	1200 ⁽¹⁾	—	ns
t _{WH} (TRFI)	TRFI input "H" width	600 ⁽²⁾	—	ns
t _{WL} (TRFI)	TRFI input "L" width	600 ⁽²⁾	—	ns


NOTES:

1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above.
2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above.


**Figure 5.15 TRFI Input Timing Diagram when Vcc = 3 V**

Timing requirements(Unless Otherwise Specified: $V_{CC} = 2.2\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{OPR} = 25^\circ\text{C}$) [$V_{CC} = 2.2\text{ V}$]**Table 5.32 XIN Input, XCIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	200	—	ns
$t_{WH}(XIN)$	XIN input "H" width	90	—	ns
$t_{WL}(XIN)$	XIN input "L" width	90	—	ns
$t_C(XCIN)$	XCIN input cycle time	14	—	μs
$t_{WH}(XCIN)$	XCIN input "H" width	7	—	μs
$t_{WL}(XCIN)$	XCIN input "L" width	7	—	μs

**Figure 5.18 XIN Input and XCIN Input Timing Diagram when $V_{CC} = 2.2\text{ V}$** **Table 5.33 TRAIO Input, INT1 Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	500	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	200	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	200	—	ns

**Figure 5.19 TRAIO Input and INT1 Input Timing Diagram when $V_{CC} = 2.2\text{ V}$** **Table 5.34 TRFI Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRFI)$	TRFI input cycle time	2000 ⁽¹⁾	—	ns
$t_{WH}(TRFI)$	TRFI input "H" width	1000 ⁽²⁾	—	ns
$t_{WL}(TRFI)$	TRFI input "L" width	1000 ⁽²⁾	—	ns


NOTES:

1. When using timer RF input capture mode, adjust the cycle time to $(1/\text{timer RF count source frequency} \times 3)$ or above.
2. When using timer RF input capture mode, adjust the pulse width to $(1/\text{timer RF count source frequency} \times 1.5)$ or above.

**Figure 5.20 TRFI Input Timing Diagram when $V_{CC} = 2.2\text{ V}$**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



REVISION HISTORY		R8C/2C Group, R8C/2D Group Datasheet
Rev.	Date	Description
		Page Summary

1.00	Feb 09, 2007	All pages 3 5 6 7 17 18 19 23 31 32 37 44 46 48 50 52 53 54	"Preliminary" deleted Table 1.2 revised Table 1.4 revised Table 1.5 and Figure 1.1 revised Table 1.6 and Figure 1.2 revised Figure 3.1 revised Figure 3.2 revised Table 4.1; • 0008h: "Module Standby Control Register" → "Module Operation Enable Register" revised • 000Ah: "00XXX000b" → "00h" revised • 000Fh: "00011111b" → "00X11111b" revised • 002Bh: "High-Speed On-Chip Oscillator Control Register 6" added Table 4.5; 0105h: "LIN Control Register 2" register name revised Table 5.2 revised Table 5.3 and Table 5.4; NOTE1 revised Table 5.11 revised Table 5.17 revised Table 5.21 and Figure 5.11; "i = 0 to 2" revised Table 5.24 revised Table 5.28 revised, Figure 5.16; "i = 0 to 2" revised Table 5.31 revised Table 5.34 revised Table 5.35 and Figure 5.21; "i = 0 to 2" revised
2.00	Oct 17, 2007	all pages 6, 7 31	Y version added Table 1.5, Table 1.6 (D) mark is deleted Table 5.1 Rated Value: "TBD" → "700"
2.10	Dec 05, 2007	2, 4 6, 7 8 18, 19 20 23 33 39	Table 1.1, Table 1.3 Clock: "Real-time clock (timer RE)" added Table 1.5 and Figure 1.1 revised Table 1.6 and Figure 1.2 revised Figure 3.1 and Figure 3.2 revised Table 4.1 002Ch: High-Speed On-Chip Oscillator Control Register 7 added Table 4.4 00F5h: After reset "00h" → "000000XXb" revised Table 5.2 NOTE2 revised Table 5.11 revised

All trademarks and registered trademarks are the property of their respective owners.